

 Estd. 1962 "A++" Accredited by NAAC (2021) With CGPA 3.52	<b>SHIVAJI UNIVERSITY, KOLHAPUR</b> <b>416 004, MAHARASHTRA</b> PHONE : EPABX - 2609000, BOS Section - 0231-2609094, 2609487 Web : <a href="http://www.unishivaji.ac.in">www.unishivaji.ac.in</a> Email: <a href="mailto:bos@unishivaji.ac.in">bos@unishivaji.ac.in</a> <b>शिवाजी विद्यापीठ, कोल्हापूर ४१६ ००४, महाराष्ट्र</b> दूरध्वनी - इपीबीएक्स - २०६०९०००, अभ्यासमंडळे विभाग : ०२३१- २६०९०९४, २६०९४८७ वेबसाईट : <a href="http://www.unishivaji.ac.in">www.unishivaji.ac.in</a> ईमेल : <a href="mailto:bos@unishivaji.ac.in">bos@unishivaji.ac.in</a>	 शिवाजी विद्यापीठ	 शिवाजी विद्यापीठ
---	---	---	---

जा.क्र./शि.वि./अं.म./ ६०९

दिनांक:— ०७/१०/२०२५

प्रति,

- |  |   |   |
|--|---|---|
| १. मा. संचालक / प्राचार्य,<br>सर्व संलग्नीत अभियांत्रिकी<br>महाविद्यालये,<br>शिवाजी विद्यापीठ, कोल्हापूर | २. प्र. संचालक,<br>स्कुल ऑफ इंजिनिअरींग अँड<br>टेक्नॉलॉजी,<br>शिवाजी विद्यापीठ, कोल्हापूर | ३. प्र. संचालक,<br>यशवंतराव चव्हाण स्कुल ऑफ<br>रुरल डेव्हलपमेंट,<br>शिवाजी विद्यापीठ, कोल्हापूर |
|--|---|---|

**विषय:— एम. टेक अभ्यासक्रमातील किरकोळ दुरुस्तीबाबत.**

**संदर्भ:— १.एसयु/बीओएस/सायन्स&टेक/३१७ व ५३४ दि.२३/५/२०२५ व दि.४/९/२०२५**  
**२.एसयु/बीओएस/सायन्स&टेक/५३९ दि.०८/०९/२०२५**

महोदय,

उपरोक्त संदर्भित विषयास अनुसरून आपणास आदेशान्वये कळविण्यात येते की, शैक्षणिक वर्ष २०२५—२६ पासून लागू करण्यात आलेल्या खालील एम.टेक अभ्यासक्रमामध्ये किरकोळ दुरुस्ती करण्यात आलेली आहे.

Sr.	Course/Syllabus	Sr.	Course/Syllabus
1	Enargy Technology (ON)	6	Rural Technology (ON)
2	Computer Science and Technology (ON)	7	Computer Science and Engineering (OFF)
3	Electronics and Telecommunication (ON)	8	Mechanical (CAD/CAM/CAE) (OFF)
4	Environmental Science and Technology (ON)	9	Electronics and Telecommunication Engineering (OFF)
5	Food Technology (ON)		

सोबत सदर अभ्यासक्रमाची प्रत जोडली आहे. तसेच विद्यापीठाच्या <https://www.unishivaji.ac.in> (NEP-2020@suk/ Online syllabus) या संकेस्थळावर ठेवण्यात आला आहे. सदर दुरुस्ती ही शैक्षणिक वर्ष २०२५—२६ पासून लागू राहील.

सदर अभ्यासक्रम सर्व संबंधित विद्यार्थी व शिक्षकांच्या निदर्शनास आणून द्यावेत ही विनंती. कळावे.

आपला विश्वासू

डॉ. एस. एम. कुबल  
उपकुलसचिव

सोबत — अभ्यासक्रमाची प्रत,

प्रत :— माहितीसाठी व पुढील योग्यत्या कार्यवाहीसाठी

मा. संचालक, परीक्षा व मुल्यमापन मंडळ	प्र. अधिष्ठाता, विज्ञान व तंत्रज्ञान विद्याशाखा
अध्यक्ष, संबंधित अभ्यास / अस्थायी मंडळ	इतर परीक्षा ४ विभागास.
परीक्षक नियुक्ती ए व बी विभागास.	संलग्नता टी. १ व टी. २ विभागास
पीजी प्रवेश विभागास	पीजी सेमिनार विभागास
संगणक केंद्र / आयटी सेल	पात्रता विभागास

**Shivaji University**  
**Vidya Nagar, Kolhapur, Maharashtra 416004**

**Department of Technology**



**As per NEP2020 guidelines**  
**M. Tech.**  
**(Electronics & Telecommunications) Curriculum Structure**  
**and Syllabus**  
**2025-26 onwards**

## **INSTITUTE**

### **VISION:**

To be a leader in engineering and technology education, a research centre of global standards to provide valuable resources for industry and society through the development of competent technical human resources.

### **MISSION:**

- To undertake collaborative research projects that offer opportunities for consistent interaction with industries.
- To organize teaching programs to facilitate the development of competent and committed professionals for practice, research and teaching.
- To develop technocrats of international stature committed to the task of nation building.

## **DEPARTMENT**

### **VISION:**

To impart quality technical education to students through research, innovation and teamwork for a lasting technology development in the area of Electronics and Communication Engineering and to become an exemplary professional of high ethics.

## **MISSION:**

To provide exposure of research , technological developments and hands on experience of project development in Electronics engineering to the students by Emphasizing active Learning with Strongly Supported Laboratory Component and to prepare them for Professional Careers

## **Program Outcomes**

- 1. Scholarship of Knowledge:** The ability to acquire and synthesize in-depth, specialized knowledge, including a global perspective, to enhance one's understanding of the discipline.
- 2. Critical Thinking:** The ability to critically analyse complex engineering problems and apply independent judgment to make intellectual and creative advances in a broader theoretical, practical, and policy context.
- 3. Problem Solving:** The ability to think laterally and originally to solve engineering problems. This involves evaluating a wide range of solutions, while considering public health and safety, societal, and environmental factors.
- 4. Research Skill:** The ability to use literature surveys and experiments to extract information, apply appropriate methodologies and tools, and analyze data to contribute to scientific and technological knowledge.
- 5. Usage of Modern Tools:** The ability to select and apply modern engineering and IT tools, including modelling and prediction, with an understanding of their limitations.
- 6. Collaborative and Multidisciplinary Work:** A knowledge of group dynamics and the capacity for self-management, teamwork, and decision-making to contribute positively to multidisciplinary research and achieve common goals.
- 7. Project Management and Finance:** The ability to apply engineering and management principles to manage projects efficiently in a multidisciplinary environment, considering financial and economic factors.
- 8. Communication:** The ability to communicate complex engineering activities confidently and effectively with both the engineering community and society. This includes writing

reports, giving presentations, and giving clear instructions.

**9. Life-long Learning:** A recognition of the need for, and the ability to engage in, independent and continuous life-long learning to improve competence.

**10. Ethical Practices and Social Responsibility:** Professional and intellectual integrity, a commitment to a code of conduct and ethics of research, and an understanding of the impact of research outcomes on the community and sustainable development.

## **Program Educational Objectives**

1) Development of skilled technocrats by encouraging students to acquiring engineering knowledge and communication skills.

2) To develop an ability among the students to provide the solution on specific problem within realistic constraints.

3) To encourage students for excellence in research, academics, higher studies, administration, entrepreneurship, leadership and other areas to serve the nation.

4) To develop students with high integrity, character and moral ethics.

**SHIVAJI UNIVERSITY, KOLHAPUR**  
**Department of Technology**  
**M. Tech. Electronics & Telecommunication Course Structure**  
**Semester-I**  
**Applicable From Academic Year 2025-26**

Sr. No	Subject Code	Subject Title	Teaching Scheme (Hours/week)				Examination Scheme			
			L	T	P	Credits	Theory		Practical	
							Scheme	Max. marks	Scheme	Max. marks
1	METCAC1	Research Methodology	2	-	-	2	--	--	IOE	50
									-----	-----
2	METCC11	ASIC's and FPGA	3	-	-	4	ISE	40	-----	-----
							ESE	60	-----	-----
3	METCC12	Advance Computer Networks	3	-	-	3	ISE	40	-----	-----
							ESE	60	-----	-----
4	METCC13	Microwave Theory and Circuits	3	-	-	3	ISE	40	-----	-----
							ESE	60	-----	-----
5	METCE11	<b>Elective-I:</b>	3		-	3	ISE	40	-----	-----

						ESE	60	-----	-----
6	METCOE12	Elective- II (Open Elective)	3	-	-	3	ISE	40	
						ESE	60		
7	METCC14	Seminar-I	--		2	1	----	----	IOE 50
8	METCC15	Laboratory- I : Advance Computer Network	-	-	2	1	-----	-----	IOE 50
9	METCC16	Laboratory-II : Microwave theory and circuits lab	-	-	2	1	-----	-----	IOE 50
		<b>Total</b>	<b>17</b>	<b>-</b>	<b>6</b>	<b>20</b>		<b>500</b>	<b>200</b>
Total Contact hours per week =23*									

Elective –I

1. Advanced Antenna Theory and Application.
2. Design of Micro strip Antennas
3. Computational Electromagnetics

**Elective II (Open Elective): choose from list on next page**

**\* Students from M. Tech any branch of the Department of Technology Can opt for this Elective.**

### Semester –I (Open Elective\*)

Sr. No.	Elective-II (Open Elective*)	Branch
1	METCOE11 Advanced Communication System	Electronics & Telecommunication
2	METCOE12 Reconfigurable Computing	
3	METCOE13 VLSI Testing & Testability	
4	FTE-21:Advances in processing of dairy Technology	Food Technology

5	FTE-22: Food Trade Management	
6	FTE-23: Advances in Grain Science and Technology	
7	ETOE11: Electric Vehicles and Renewable Energy	
8	ETOE12: Energy Efficient Buildings	Energy Technology
9	ETOE13: Computational Fluid Dynamics	
10	ESTE-21 Environmental Biotechnology	
11	ESTE-22 Energy Efficient Building	Environmental Science and Technology
12	ESTE-23 Operational Health and Safety Management	
13	CSTOE1: Advanced Operating Systems	
14	CSTOE2: Internet of Things	Computer Science and Technology
15	CSTOE3: Data Analytics	

Minimum number of students for selection of Elective - 4

Maximum number of students for selection of Elective - 24 \*

\*Preference will be given to core branch

**SHIVAJI UNIVERSITY, KOLHAPUR**  
**Department of Technology**  
**M. Tech. Electronics & Telecommunication Course Structure**  
**Semester-II**  
**Applicable From Academic Year 2025-26**

Sr. No	Subject Code	Subject Title	Teaching Scheme (Hours/week)				Examination Scheme	
							Theory	Practical

			<b>L</b>	<b>T</b>	<b>P</b>	<b>Credit s</b>	<b>Scheme</b>	<b>Max. marks</b>	<b>Scheme</b>	<b>Max. marks</b>
1	ETCAC2	Intellectual Property Rights	2	-	-	2	----	---	IOE	50
2	METCC21	Real Time Operating Systems	3	-	-	3	ISE	40	-----	-----
							ESE	60	-----	-----
3	METCC22	Advanced Embedded System	3	-	-	3	ISE	40	-----	-----
							ESE	60	-----	-----
4	METCC23	Advance Mobile Systems	3	-	-	3	ISE	40	-----	-----
							ESE	60	-----	-----
5	METCE21	Elective-III	3	-	-	3	ISE	40	-----	-----
							ESE	60	-----	-----
6	METCOE22	Elective- IV (Open Elective)	3	-	-	3	ISE	40		
							ESE	60		
7	METCC24	Seminar	-	-	2	1	-----	-----	IOE	50
8	METCC25	Laboratory- I : Real Time Operating System Lab	-	-	2	1	-----	-----	IOE	50
9	METCC26	Laboratory-II : Advance Mobile system lab	-	-	2	1	-----	-----	IOE	50
		<b>Total</b>	<b>17</b>	<b>-</b>	<b>6</b>	<b>20</b>		<b>500</b>		<b>200</b>
Total Contact hours per week =23*										

Elective-III

1. SoC Design
2. Multimedia Systems
3. Robotics and Automation
4. Advanced Computer Architecture

### Semester –II (Open Elective\*)

Sr. No.	Elective-IV (Open Elective*)	Branch
1	METCOE21: MIMO Systems	Electronics & Telecommunication
2	METCOE22: Satellite Communication	
3	METCOE23: Smart and Phased Array Antenna Design	
4	FTE-41: Recent developments in processing of plantation crops	Food Technology
5	FTE-42: Project Management for Food Processing Industries	
6	FTE-43: Sustainable Food Process Engineering	
7	ETOE21 : Energy Modeling and Project Management	Energy Technology
8	ETOE22 : Artificial Intelligence in Energy Systems	
9	ETOE23 : Design and Optimization of Energy Systems	
10	ESTE-41 Operation and Maintenance of Environmental Facilities	Environmental Science and Technology
11	ESTE-42 Rural Water Supply and Sanitation	
12	ESTE-43 Emerging Technologies in Water and Wastewater Treatment	
13	CSTOE21: Geographical Information Systems	Computer Science and Technology
14	CSTOE22: Natural Language Processing	
15	CSTOE23: Blockchain Technology	

**Minimum number of students for selection of Elective - 4**  
**Maximum number of students for selection of Elective - 24 \***

**\*Preference will be given to core branch**

**SHIVAJI UNIVERSITY, KOLHAPUR**  
**Department of Technology**  
**M. Tech. Electronics & Telecommunication Course Structure**  
**Semester- III**  
**Applicable From Academic Year 2025-26**

Sr. No	Subject Code	Subject Title	Teaching Scheme (Hours/week)				Examination Scheme			
			L	T	P	Credits	Theory		Practical	
							Scheme	Max. marks	Scheme	Max. marks
2	METCC31	Industrial Training	-	-	2*	5**	-----	-----	IOE	50
									EOE	50
3	METCC32	Dissertation Phase-I	-	-	2*	15	-----	-----	IOE	100
									EOE	100
		Total	-	-	4	20				300
Total Contact hours per week =4*										

\*Students are expected to do self-study for two hours as per the guidance given by the

Project Guide and report to the department once a week. Hence contact hours to be taken as two for the calculation of contact hours.

\*\* Industrial Training of Eight weeks at the end of First Year

OR

Industrial training will be split in two slots of four weeks during semester III

Evaluation at end of III semester on the basis given report and Presentation to concern Guide.

**SHIVAJI UNIVERSITY, KOLHAPUR**  
**Department of Technology**  
**M.Tech. Electronics & Telecommunication Course Structure**  
**Semester- IV**  
**Applicable From Academic Year 2025-26**

Sr. No.	Subject Code	Subject Title	Teaching Scheme (Hours/week)				Examination Scheme			
			L	T	P	Credits	Theory		Practical	
							Scheme	Max. marks	Scheme	Max. marks
1	METCC41	Dissertation Phase-II	-	-	4*	20	---	---	IOE	100
									EOE	200
		Total	-	-	4	20	----	--		300
Total Contact hours per week =4*										

\*Students are expected to do self-study for two hours as per the guidance given by the project Guide and report to the department once in a week. Hence contact hours to be taken as two for the calculation of contact hours.

Note:

\$: Minimum 40% marks required in SEE as passing head.

- Tutorials and practical shall be conducted in batches with batch strength not exceeding 18 students.

ISE –In Semester Examination,

ESE – End Semester Examination,

IPE – Internal Practical Evaluation,

EPE–External Practical Examination,

IOE– Internal Oral Evaluation,

EOE–External Oral Examination

## SEMESTER-I

<b>Class, Part &amp; Semester</b>	:	<b>First Year M. Tech (E&amp;TC), Part I, Sem-I</b>						
<b>Course Title</b>	:	Research Methodology				<b>Course Code:</b>	:	METCAC1
<b>Teaching Scheme (Hours)</b>	:	Lecture :	2 Hrs/week			<b>Total Credits</b>	:	2
		Tutorial :	-- Hrs/week					
<b>Evaluation Scheme (Marks)</b>	:	IOE= 50	ESE = NIL	Grand Total=50		<b>Duration of ESE</b>	:	—
<b>Revision:</b>	:	Fourth				<b>Month</b>	:	July 2025
<b>Pre-requisites (if any)</b>	:	Not required						
<b>Course Domain</b>	:	Research Theory						
<b>Course Rationale:</b> This course aims to lay a foundation for your research. The goal is to help you to design and develop your future research projects.								
<b>Course Objectives:</b> The Course teacher will				<b>Course Outcomes:</b> Students will be able to				
1.	This course aims to lay a foundation for your research. The goal is to help you to design			1.	To understand basic concepts of research and its methodologies			

	and develop your future research projects.		
2.	Familiarize Research Design.	2.	To select and define appropriate research problem and parameters
3.	Introduce measurement and scaling techniques in research.	3.	To apply Measurement and Scaling Techniques
4.	Familiarize methods of data collection and analysis	4.	To use Methods of Data Collection and Analysis
5.	Introduce techniques of hypotheses, parametric or standard tests	5.	To apply techniques of hypotheses, parametric or standard tests
6.	Help to analyze variance and co-variance	6.	Present and defend research ideas using Analysis of Variance and Co-variance
<b>Curriculum Content</b>			<b>Hours</b>
<b>Unit I Research Methodology:</b>  An Introduction, Objectives of Research, Types of Research, Research Methods and Methodology, Defining a Research Problem, Techniques involved in Defining a Problem			5
<b>Unit II Research Methodology:</b>  An Introduction Objectives of Research, Types of Research, Research Methods and Methodology, Defining a Research Problem, Techniques involved in Defining a Problem			5
<b>Unit III Measurement and Scalin Techniques</b>  Measurement in Research, Measurement Scales, Sources in Error, Techniques of Developing Measurement Tools, Scaling, Meaning of Scale, Scale Construction Techniques.			4
<b>Unit IV Methods of Data Collection and Analysis</b>  Collection of Primary and Secondary Data, Selection of appropriate method, Data Processing Operations, Elements of Analysis, Statistics in Research, Measures of Dispersion, Measures of Skewness, Regression Analysis, Correlation			4
<b>Unit V Techniques of Hypotheses, Parametric or Standard Tests</b>  Basic concepts, Tests for Hypotheses I and II, Important parameters, Limitations of the tests of Hypotheses,. Chi-square Test, Comparing Variance, As a non-parameteric Test, Conversion of Chi to Phi, Caution in using Chi-square test			4
<b>Unit VI Analysis of Variance and Co-variance</b>  ANOVA, One way ANOVA, Two Way ANOVA, ANOCOVA, Assumptions in ANOCOVA, Multivariate Analysis Technique, Classification of Multivariate Analysis,			5

factor Analysis, R-type Q Type factor Analysis, Path Analysis	
<b>Suggested list of Tutorials and Assignments: As suggested by the course teacher</b>	
<b><i>Suggested Text Books:</i></b>	
1.	“Research Methodology”, C.R. Kothari, Wiley Eastern.
2.	
<b><i>Suggested Reference Books:</i></b>	
1.	“Formulation of Hypothesis”, Willkinson K.P, L Bhandarkar, Hymalaya Publication, Bombay.
2.	“Research in Education”, John W Best and V. Kahn, PHI Publication.
3.	“Research Methodology- A step by step guide for beginners”, Ranjit Kumar, Pearson Education
4.	“Management Research Methodology-Integration of principles, methods and Techniques”, K.N. Krishnaswami and others, Pearson Education
5.	

#### Course Outcome and Program Outcome Mapping

	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10
CO 1			2							
CO 2				3						
CO 3				2						
CO 4	2			3						
CO 5				3						
CO6				3						2

Level of Mapping as: Low 1, Moderate 2, High 3

Class, Part & Semester	:	First Year M. Tech (E&TC), Part I, Sem-I					
Course Title	:	ASIC's and FPGA			Course Code:	:	METCC11
Teaching Scheme (Hours)	:	Lecture :	3 Hrs/week		Total Credits	:	3
		Tutorial :	-- Hr/week				
Evaluation Scheme (Marks)	:	ISE=40	ESE = 60	Grand Total=100	Duration of ESE	:	3 hrs
Revision:	:	Fourth			Month	:	July 2025

<b>Pre-requisites</b> (if any)	:	Digital Systems and Circuit Design
<b>Course Domain</b>	:	Embedded
<b>Course Rationale:</b> ASICs are custom-designed for specific applications, offering high performance and efficiency, while FPGAs are reprogrammable and versatile, suitable for prototyping and applications requiring flexibility.		
<b>Course Objectives:</b> The Course teacher will		<b>Course Outcomes:</b> Students will be able to
7.	To familiarize the use of hardware description language in ASIC & FPGA.	7. To understand the VHDL language & its programming.
8.	To introduce the various types of ASICs its design how & various programmable logic device.	8. To understand the ASICs & FPGAS & the implementation of digital logic these devices.
9.	To familiarize the FPGA & implementation of digital logic on programmable logic devices.	9. To understand the concept of FPGA, various types of FPGAS & its architecture.
10.	To introduce the physical design algorithms and role of testing in VLSI design.	10. To understand physical design algorithms & various testing techniques.
<b>Curriculum Content</b>		<b>Hours</b>
<b>Unit I</b> <b>Introduction to hardware description languages:</b> Introduction to VHDL, types of modelling, dataflow modelling, behavioural modelling, structural modelling, use of package for structural modelling, finite state machine modelling.		6
<b>Unit II</b> <b>Introduction to ASICs:</b> Introduction to ASICs, ASIC design flow, types of ASICs, full custom ASIC's, standard cell based ASIC's, Gate array based ASIC's, channelled gate array, structured gate arrays, programmable logic devices, introduction to programmable logic, fixed versus programmable logic, programmable logic devices, types of programmable logic devices, PROMs, PLA, PAL, CPLD & FPGA.		7
<b>Unit III</b> <b>Introduction to FPGA</b> Introduction to FPGA, evolution of programmable devices conceptual diagram of a typical FPGA, Logic blocks, interconnection resources, FPGA versus ASIC, applications of FPGA, FPGA design flow, and implementation process		7
<b>Unit IV</b> <b>FPGA Architecture</b> various classes of FPGAs, symmetrical array, row-based, hierarchical PLD, sea-of-gates. Programming technologies, static RAM programming technology, anti-fuse programming technology, EPROM and EEPROM programming technology, commercially available FPGAs, general architecture of Xilinx FPGAS, CLB Interconnect.		7

<b>Unit V</b> <b>Physical Design</b> Circuit partitioning algorithm, K-L algorithm, floor planning algorithm, cluster growth roof planning, introduction to placement & routing.		6
<b>Unit VI</b> <b>VLSI Testing</b> Basic concepts to testing, yield and reject rate, ATPG, ATPG design flow, various stuck at faults BIST.		7
<b>Suggested list of Tutorials and Assignments: As suggested by the course teacher</b>		
<b><i>Suggested Text Books:</i></b>		
1.	M.J.S. Smith,"Application Specific Integrated Circuits", Pearson, 2003	
2.	2. H.Gerez, "Algorithms for VLSI Design Automation", John Wiley,1999	
3.		
<b><i>Suggested Reference Books:</i></b>		
1.	FPGA Prototyping by VHDL Examples (Xilinx Spartan 3 Version) by Pong P. Chu (Pub: Wiley)	
2.	Synthesis of Arithmetic Circuits- FPGA, ASIC and Embedded Systems by Jean-Pierre Deschamps, Gery Jean Antoine Bioul and Gustavo D. Sutter	
3.	Verilog by Example: A Concise Introduction for FPGA Design by Blaine Readler (Pub: Full Arc Press).	
4.	Laung-Terng Wang, Charles E. Stroud, Nur A. Touba, "System-on-chip Test Architectures: Nanometer Design for Testability", 2008, Morgan Kaufmann Publishers	
5.	Xilinx ISE User guide, available online, also along with s/w installation.	
6.		

### Course Outcome and Program Outcome Mapping

	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10
CO 1			3		2					
CO 2	2									
CO 3				2						
CO 4		2	3							
CO 5										
CO6										

Level of Mapping as: Low 1, Moderate 2, High 3

<b>Class, Part &amp; Semester</b>	:	<b>First Year M. Tech (E&amp;TC), Part I, Sem-I</b>						
<b>Course Title</b>	:	<b>Advance Computer Networks</b>				<b>Course Code:</b>	:	METCC12
<b>Teaching Scheme (Hours)</b>	:	Lecture :	3 Hrs/week			<b>Total Credits</b>	:	3
		Tutorial :	-- Hrs/week					
<b>Evaluation Scheme (Marks)</b>	:	ISE=40	ESE = 60	Grand Total=100		<b>Duration of ESE</b>	:	3 hrs
<b>Revision:</b>	:	Fourth				<b>Month</b>	:	July 2025
<b>Pre-requisites (if any)</b>	:	Not required						
<b>Course Domain</b>	:	<b>Communication</b>						
<b>Course Rationale:</b> This course aims to equip students with a strong understanding of networking principles, protocols, and technologies, enabling them to design, implement, and manage computer networks, including LANs, WANs, and the Internet.								
<b>Course Objectives:</b>				<b>Course Outcomes:</b> Students will be able to				
11.	To explain the concepts of OSI model and protocol architecture			11.	Understand network communication using the layered concept, Open System Interconnect (OSI) and the Internet Model.			
12.	To demonstrate the detailed inner workings of TCP/IP protocol suite			12.	Learn various types of transmission media, network devices; and parameters of evaluation of performance for each media and device.			
13.	To discuss data link layer design issues and MAC sub layer protocols			13.	Analyze the concept of flow control, error control and LAN protocols; to explain the design of, and algorithms used in, the physical, data link layers.			
14.	To demonstrate Network layer design issues, various routing algorithms and congestion control algorithms			14.	Demonstrate the working principles of LAN and the concepts behind physical and logical addressing, subnetting and supernetting.			
15.	To explain transport layer protocols and application layer			15.	Understand the functions performed by a Network Management System and to analyze connection establishment and congestion control with respect to TCP Protocol.			
16.				16.	Demonstrate the principles and operations behind various application layer protocols like HTTP, SMTP, FTP.			

<i><b>Curriculum Content</b></i>	<b>Hours</b>
<b>Unit I</b> Introduction to ISO-OSI, TCP-IP and the Internet, ISPs and Internet Backbones. Transport-Layer Services, Relationship Between Transport and Network Layers, Overview of the Transport Layer in the Internet, Connectionless Transport: UDP, UDP Segment Structure, UDP Checksum, Principles of Reliable Data Transfer, Building a Reliable Data Transfer Protocol, Pipelined Reliable Data Transfer Protocols, Go-Back-N (GBN), Selective Repeat (SR),	7
<b>Unit II</b> Connection-Oriented Transport: TCP, The TCP Connection, TCP Segment Structure, Round Trip Time Estimation and Timeout, Reliable Data Transfer, Flow Control, TCP Connection Management, Principles of Congestion Control, The Causes and the Costs of Congestion, Approaches to Congestion Control, Network-Assisted Congestion-Control Example: ATM ABR Congestion Control, TCP Congestion Control,	6
<b>Unit III</b> The Internet Protocol (IP): Forwarding and Addressing in the Internet, Datagram Format, IPv4, Addressing, Internet Control Message Protocol (ICMP), mobile IP, Network Switching, Virtual Circuit and Datagram Networks, Data Forwarding and Routing, <b>Routing Algorithms, ARP, DHCP.</b>	7
<b>Unit IV</b> IPv6 Introduction, IPv6 Addresses, Mobile IPv6, IPv6 Transition mechanism. IP switching and Multiprotocol Label Switching (MPLS), Overview of IP over ATM and its evolution to IP switching. MPLS architecture and framework. MPLS Protocols. Traffic Engineering issues in MPLS.	7
<b>Unit V</b> Framing; error control, error detection, parity checks, Internet Checksum and Cyclic Redundancy Codes for error detection; Flow control, ARQ strategies and their performance analysis using different distributions; HDLC protocol. Media Access Control (MAC): MAC for wired Local Area Networks (LAN), Wireless and Mobile Networks: Introduction, Wireless Links and Network Characteristics: CDMA, iFi:802.11 Wireless LANs: The 802.11 Architecture, The 802.11 MAC Protocol, Personal Area Networks: Bluetooth and Zigbee, Cellular Internet Access,: An Overview of Cellular Network Architecture, 3G Cellular Data Networks: Extending the Internet to Cellular subscribers, On to 4G: LTE, Mobility Management:	7
<b>Unit VI</b> Selected Application Layer Protocols: Web and HTTP, electronic mail (SMTP), file transfer protocol (FTP), Domain Name Service (DNS). Real-Time Traffic, Voice Over IP and Multimedia. Design issues in protocols at different layers, Session, Presentation, and Application Layers. Examples: DNS, SMTP, IMAP, HTTP, etc Network Management: What Is Network Management?, The Infrastructure for Network	6

Management, SNMP Protocol Operations and Transport Mappings, Security and Administration,	
<b>Suggested list of Tutorials and Assignments: As suggested by the course teacher</b>	
<b><i>Suggested Text Books:</i></b>	
1.	Data communication and Networking. -B.A. Forouzen, 4th Edition TMH.
2.	TCP/IP Protocol Suit - B.A. Forouzen, 4th Edition TMH.
3.	
<b><i>Suggested Reference Books:</i></b>	
1.	Wireless Communication System -Abhishek yadav –University Sciences Press, 2009.
2.	Andrew .S. Tanenbaum, “Computer Networks”, 4th Edition, Prentice Hall of India, New Delhi, 2008. .
3.	High Performance TCP-IP Networking -Mahaboob Hassan -Jain Raj-PHI.
4.	Fred Halsall, “Data Communications and Networking”, 5th Edition, McGraw Hill, 2012.

#### Course Outcome and Program Outcome Mapping

	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10
CO 1	2	3	3							
CO 2		3	3							
CO 3		2								
CO 4			2							
CO 5							3			
CO6				4						

Level of Mapping as: Low 1, Moderate 2, High 3

Class, Part & Semester	:	First Year M. Tech (E&TC), Part I, Sem-I					
Course Title	:	Microwave Theory and Circuits			Course Code:	:	METCC13
Teaching Scheme (Hours)	:	Lecture :	3 Hrs/week		Total Credits	:	3
		Tutorial :	-- Hrs/week				
Evaluation Scheme (Marks)	:	ISE=40	ESE = 60	Grand Total=100	Duration of ESE	:	3 hrs
Revision:	:	Fourth			Month	:	July 2025
Pre-requisites (if any)	:	Microwaves					

<b>Course Domain</b>		:	Communication	
<b>Course Rationale:</b> The course will be broadly focusing on analysis, design and development of microwave circuits and systems. The course will cover introduction to Microwaves, Microwave transmission modes, Transmission lines, Impedance Matching, Microwave Network Analysis, Directional Coupler, Power Divider, Microwave Filters, Microwave Attenuator, RF switches and phase shifters, Microwave Amplifiers, Low Noise Amplifier, Microwave Mixers and Oscillators.				
<b>Course Objectives:</b> The Course teacher will			<b>Course Outcomes:</b> Students will be able to	
17.	Explain Microwave transmission lines	17.	Understand Waveguides and transmission lines.	
18.	Explain Impedance matching, smith chart and power dividers and combiners	18.	Understand Impedance matching, smith chart and power dividers and combiners	
19.	Explain Diodes and Attenuators, RF Switches, Phase Shifters	19.	understand Diodes and Attenuators, RF Switches, Phase Shifters	
20.	Teach microwave amplifier design, LNA design.	20.	Students shall learn how to design microwave amplifier design, LNA	
21.	Teach Microwave oscillator and mixer design	21.	Shall learn how to design Microwave oscillator and mixer .	
<b>Curriculum Content</b>				<b>Hours</b>
<b>Unit I</b> Introduction to Microwaves: History and Applications, Effect of Microwaves on human body Microwave Transmission Modes, Waveguides, Transmission Lines				5
<b>Unit II</b> Smith Chart, Impedance Matching, ABCD and S-Parameters Power dividers, Combiners, Couplers				7
<b>Unit III</b> Microwave Filters				7
<b>Unit IV</b> Microwave Diodes and Attenuators, RF Switches, Phase Shifters				7
<b>Unit V</b> Microwave Transistors, Amplifiers and LNA Power Amplifiers and Microwave Tubes				8
<b>Unit VI</b> Microwave Oscillators and Mixers				7
<b>Suggested list of Tutorials and Assignments: As suggested by subject teacher</b>				

<b>Suggested Text Books:</b>	
1.	Microwave theory and techniques by Prof Girish Kumar
<b>Suggested Reference Books:</b>	

**Course Outcome and Program Outcome Mapping**

	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10
CO 1	1	1	1	1				1		
CO 2	1	1	1	1	1			1		
CO 3	1	1	1	1				1		
CO 4		1	1	1	1	1		1	1	
CO 5		1	1	1	1	1		1	1	
CO 6										

Level of Mapping as: Low 1, Moderate 2, High 3

### Elective-I

Class, Part & Semester	:	First Year M. Tech (E&TC), Part I, Sem-I					
Course Title	:	Advanced Antenna Theory and Application (Elective-I)			Course Code:	:	METCE11
Teaching Scheme (Hours)	:	Lecture :	3 Hrs/week		Total Credits	:	3
		Tutorial :	-- Hrs/week				
Evaluation Scheme (Marks)	:	ISE=40	ESE = 60	Grand Total=100	Duration of ESE	:	3 hrs
Revision:	:	Fourth			Month	:	July 2025
Pre-requisites (if any)	:	Antenna Theory					
Course Domain	:						

<b>Course Rationale:</b> In this subject students shall learn the basic antenna parameters, how to draw antenna radiation patterns, how to calculate, Directivity, Gain, Antenna efficiency, Beam efficiency, Bandwidth. They shall learn Linear Wire Antennas, Region separation, Finite length dipole, half wave dipole and Ground effects. They shall study various types of loop antennas and Linear arrays. They shall study various types of aperture antennas, horn antennas, Microstrip antennas and horn antennas.			
<b>Course Objectives:</b> The Course teacher will		<b>Course Outcomes:</b> Students will be able to	
22.	<b>Teach</b> the basic antenna parameters, how to draw antenna radiation patterns, how to calculate, Directivity, Gain, Antenna efficiency, Beam efficiency, Bandwidth etc.	22.	To draw antenna radiation patterns, to calculate, Directivity, Gain, Antenna efficiency, Beam efficiency, Bandwidth
23.	<b>Explain</b> Linear Wire Antennas, Region separation, Finite length dipole, half wave dipole and Ground effects.	23.	<b>Learn</b> Linear Wire Antennas, Region separation, Finite length dipole, half wave dipole and Ground effects.
24.	Explain various types of loop antennas and Linear arrays.	24.	They shall study various types of loop antennas and Linear arrays.
25.	Explain various types of aperture antennas, horn antennas, Microstrip antennas and horn antennas.	25.	Know various types of aperture antennas, horn antennas, Microstrip antennas and horn antennas.
26.		26.	
<b>Curriculum Content</b>			<b>Hours</b>
<b>Unit I</b> <b>Introduction:</b> Types of Antennas – Wire antennas, Aperture antennas, Micro strip antennas, Array antennas Reflector antennas, Lens antennas. Radiation Mechanism, Current distribution on thin wire antenna			6
<b>Unit II</b> <b>Fundamental Parameters of Antennas:</b> Radiation Pattern, Radiation Power Density, Radiation Intensity, Directivity, Gain, Antenna efficiency, Beam efficiency, Bandwidth, Polarization, Input Impedance, radiation efficiency, Antenna Vector effective length, Friis Transmission equation, Antenna Temperature.			7
<b>Unit III</b> Linear Wire Antennas: Infinitesimal dipole, Small dipole, Region separation, Finite length dipole, half wave dipole, Ground effects			7
<b>Unit IV</b> <b>Loop Antennas:</b> Small Circular loop, Circular Loop of constant current, Circular loop with non uniform current. <b>Linear Arrays:</b> Two element array, N Element array: Uniform Amplitude and spacing, Broadside and End fire array, Super directivity, Planar array, Design consideration.			7
<b>Unit V</b>			7

<b>Aperture Antennas:</b> Huygen’s Field Equivalence principle, radiation equations, Rectangular Aperture, Circular Aperture. <b>Horn Antennas:</b> E-Plane, H-plane Sectoral horns, Pyramidal and Conical horns.		
<b>Unit VI</b>  <b>Micro strip Antennas:</b> Basic Characteristics, Feeding mechanisms, Method of analysis, Rectangular Patch, Circular Patch.  <b>Reflector Antennas:</b> Plane reflector, parabolic reflector, Cassegrain reflectors.  <b>Suggested list of Tutorials and Assignments:</b>		7
<b>Suggested Text Books:</b>		
1.		
<b>Suggested Reference Books:</b>		
1.	Constantine A. Balanis, “Antenna Theory Analysis and Design”, John Wiley & Sons, 2 <sup>nd</sup> edition	
2.	John D Kraus, Ronald J Marhefka, Ahmad S Khan, “Antennas for All Applications”, Tata McGraw- Hill, 2002	
3.	R.C.Johnson and H.Jasik, “Antenna Engineering hand book”, Mc-Graw Hill, 1984	
4.	I.J. Bhal and P.Bhartia, “Micro-strip antennas”, Artech house, 1980	
5.		
6.		

#### Course Outcome and Program Outcome Mapping

	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10
CO 1	1	1	1	1	1	1	1	1		
CO 2	1	1	1	1	1	1	1	1		
CO 3	1	1	1	1	1	1	1	1		
CO 4	1	1	1	1	1	1	1	1		
CO 5										
CO 6										

Level of Mapping as: Low 1, Moderate 2, High 3

<b>Class, Part &amp; Semester</b>	:	<b>First Year M. Tech (E&amp;TC), Part I, Sem-I</b>				
<b>Course Title</b>	:	<b>Design of Micro strip Antenna (Elective-I)</b>		<b>Course Code:</b>	:	METCE12
<b>Teaching</b>	:	Lecture :	3 Hrs/week	<b>Total Credits</b>	:	3

<b>Scheme (Hours)</b>		Tutorial :	-- Hrs/week			
<b>Evaluation Scheme (Marks)</b>	:	ISE=40	ESE = 60	Grand Total=100	<b>Durati on of ESE</b>	: 3 hrs
<b>Revision:</b>	:	Fourth		<b>Month</b>	:	July 2025
<b>Pre-requisites (if any)</b>	:	Antenna Theory				
<b>Course Domain</b>	:	Communication				
<b>Course Rationale:</b> Microstrip antennas (MSAs) have several advantages, including that they are lightweight and small-volume and that they can be made conformal to the host surface. In addition, MSAs are manufactured using printed-circuit technology, so that mass production can be achieved at a low cost.						
<b>Course Objectives:</b> The Course teacher will				<b>Course Outcomes:</b> Students will be able to		
27.	Explain theory, various parameters of Antennas.			27.	Design and test BW, Radiation pattern, input impedance of RMSAs	
28.	Explain design procedure of antennas.			28.	Design and test BW, Radiation pattern of Planar Multi resonator Broadband MSAs.	
29.	Explain how to measure various parameters of antennas such as BW, radiation pattern etc. If there is mismatch between desired parameters and obtained parameters of antenna, then how to resize antenna to get desired BW ,radiation pattern etc.			29.	Design and test BW, Radiation pattern of Multilayer Broadband MSAs	
30.	Explain to how to design and test RMSAs, Planar Multi resonator Broadband MSAs, Multilayer Broadband MSAs, stacked multi resonator MSAs, compact broadband multi resonator MSAs, Broadband circularly polarised MSAs.			30.	Design and test BW, Radiation pattern of stacked multi resonator MSAs, compact broadband multi resonator MSAs.	
31.				31.	Design and test BW, Radiation pattern of Tunable and dual band MSAs, Broadband circularly polarized MSAs.	
<b>Curriculum Content</b>						<b>Hours</b>
<b>Unit I</b> Introduction, Characteristics of MSAs, Advantages, Disadvantages and Applications of MSAs. Feeding Techniques, Methods of Analysis, Definition of BW Modified Shape Patches, Planar Multi resonator Configurations, Multilayer Configurations, Stacked Multi resonator MSAs, Impedance-Matching Networks for Broadband MSAs.						6
<b>Unit II</b> <b>Regularly Shaped Broadband MSAs:</b> Parametric Study of RMSAs, Orthogonal Feeds						7



CO 2	1	1	1	1	1	1	1	1		
CO 3	1	1	1	1	1	1	1	1		
CO 4	1	1	1	1	1	1	1	1		
CO 5										
CO6										

Level of Mapping as: Low 1, Moderate 2, High 3

<b>Class, Part &amp; Semester</b>	:	<b>First Year M. Tech (E&amp;TC), Part I, Sem-I</b>						
<b>Course Title</b>	:	<b>Computational Electromagnetics (Elective-I)</b>				<b>Course Code:</b>	:	METCE13
<b>Teaching Scheme (Hours)</b>	:	Lecture :	3 Hrs/week			<b>Total Credits</b>	:	3
	:	Tutorial :	-- Hrs/week					
<b>Evaluation Scheme (Marks)</b>	:	ISE=40	ESE = 60	Grand Total=100		<b>Durati on of ESE</b>	:	3 hrs
<b>Revision:</b>	:	Fourth				<b>Month</b>	:	July 2025
<b>Pre-requisites (if any)</b>	:	Electromagnetic fields						
<b>Course Domain</b>	:	Communication						
<b>Course Rationale:</b> This course on Computational Electromagnetics is targetted at senior undergraduate students and beginning graduate students who have taken a first course in Engineering Electromagnetics. The course covers the mathematical formulation of the main methods currently in use by the community, namely: Integral Equations Methods (and their solution by the Method of Moments), the Finite Element Method, and the Finite Difference Time Domain method. These methods are illustrated by their use in solving scattering problems and antenna radiation/impedance calculation problems. Additional topics include introduction to inverse problems, calculating the mutual coupling between antennas, finding the electromagnetic modes of a waveguide, and techniques to hybridize the Finite Element Method with the Integral Equation Method. Programming issues faced in the implementation of these methods will also be highlighted.								
<b>Course Objectives:</b> The Course teacher will					<b>Course Outcomes:</b> Students will be able to			
32.	Explain Surface integral equations in 2D, Green's functions				32.	Understand Surface integral equations in 2D, Green's functions		
33.	Solve volume integral equations by method of moments, Introduce finite				33.	Solve volume integral equations by method of moments, Introduce finite		

	element methods, Finite element method in 1D		element methods, Finite element method in 1D
34.	Introduce Finite difference time domain method	34.	solve problems based on Finite difference time domain method
35.	Teach Applications of CEM for antenna radiation problems and hybrid methods	35.	Understand Applications of CEM -- antenna radiation problems and hybrid methods
36.		36.	

<i>Curriculum Content</i>	<b>Hours</b>
<b>Unit I</b> Review of vector calculus, electromagnetic fields, and an overview of computational electromagnetics, Numerical integration, Introduction to integral equations, and the Helmholtz equation	6
<b>Unit II</b> Surface integral equations in 2D, Green's functions , Solving surface integral equations by method of moments	7
<b>Unit III</b> Solving volume integral equations by method of moments, Introduction to finite element methods, Finite element method in 1D	7
<b>Unit IV</b> Finite element method in 2D, Finite difference time domain method - introduction	7
<b>Unit V</b> Finite difference time domain method - materials and boundary conditions , Finite difference time domain method - perfectly matched layers	7
<b>Unit VI</b> Applications of CEM -- inverse problems and antenna radiation problems , Applications of CEM -- antenna radiation problems and hybrid methods	7

**Suggested list of Tutorials and Assignments: As suggested by the course teacher**

***Suggested Text Books:***

1.	Computational Electromagnetics by Prof. Uday Khankhoje
2.	

***Suggested Reference Books:***

1.	
----	--

**Course Outcome and Program Outcome Mapping**

	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10
CO 1	1	1	1	1	1	1	1	1		
CO 2	1	1	1	1	1	1	1	1		
CO 3	1	1	1	1	1	1	1	1		
CO 4	1	1	1	1	1	1	1	1		
CO 5										
CO6										

Level of Mapping as: Low 1, Moderate 2, High 3

Elective -II

<b>Class, Part &amp; Semester</b>	:	<b>First Year M. Tech (E&amp;TC), Part I, Sem-I</b>					
<b>Course Title</b>	:	<b>Advanced Communication System (Elective-II)</b>			<b>Course Code:</b>	:	METCOE11
<b>Teaching Scheme (Hours)</b>	:	Lecture :	3 Hrs/week		<b>Total Credits</b>	:	3
		Tutorial :	-- Hrs/week				
<b>Evaluation Scheme (Marks)</b>	:	ISE=40	ESE = 60	Grand total=100	<b>Duration of ESE</b>	:	3 hrs
<b>Revision:</b>	:	Fourth			<b>Month</b>	:	July 2025
<b>Pre-requisites (if any)</b>	:	Analog and Digital Communication					
<b>Course Domain</b>	:	Communication					
<b>Course Rationale:</b> Advanced Communication refers to the utilization of sophisticated technologies to enable seamless connectivity and interaction between various devices and systems, leading towards a more interconnected global community.							
<b>Course Objectives:</b> The Course teacher will				<b>Course Outcomes:</b> Students will be able to			

37.	Provide understanding of advanced concepts of data communication.	37.	Understand the concepts and technologies used in the data communication domain.
38.	Along with basics it also covers the protocols like USART, USB, I2C , CAN etc.	38.	Understand the various protocols used in the various data communication applications.
39.	Provide student with theoretical background and applied knowledge so that they can design an optimum Single and multi-carrier communication system under given power, spectral and error performance constraints.	39.	Get knowledge about latest trends in the data communication field
40.	Analyze the error performance of digital modulation techniques.	40.	Analyze the design parameters of a single and multi-carrier communication system.
41.		41.	Use mathematical tools to analyze the performance of communication systems.
42.		42.	Use probability theory and stochastic processes in communication system applications.
<b>Curriculum Content</b>			<b>Hours</b>
<b>Unit I</b> Digital Modulation Schemes: BPSK, QPSK, 8PSK, 16PSK, 8QAM, 16QAM, DPSK – Methods, Bandwidth Efficiency, Carrier Recovery, Clock Recovery.			6
<b>Unit II</b> Multiplexing: Frequency Division Multiplexing (FDM), Time Division Multiplexing (TDM), Multiplexing Application, SMDS Switching: Circuit Switching, Packet Switching, Message Switching. Networking and Interfacing Devices: Repeaters, Bridges, Routers, Gateway, Other Devices.			7
<b>Unit III</b> Basic Concepts of Data Communications, Interfaces and Modems: Data Communication Networks, Protocols and Standards, CAN, UART, USB, I2C, I2S, Line Configuration, Topology, Transmission Modes, Digital Data Transmission, DTE-DCE interface, Categories of Networks – TCP/IP Protocol suite and Comparison with OSI model.			7
<b>Unit IV</b> Error Correction: Types of Errors, Vertical Redundancy Check (VRC), LRC, CRC, Checksum, Error Correction using Hamming code Data Link Control: Line Discipline, Flow Control, Error Control Data Link Protocols: Asynchronous Protocols, Synchronous Protocols, Character Oriented Protocols, Bit-Oriented Protocol, Link Access Procedures.			7
<b>Unit V</b> Random Access, Aloha- Carrier Sense Multiple Access (CSMA)- Carrier Sense Multiple Access with Collision Avoidance (CSMA/CA), Controlled Access- Reservation Polling-Token Passing.			6

<b>Unit VI</b> Channelization, Frequency- Division Multiple Access (FDMA), Time - Division Multiple Access (TDMA), Code - Division Multiple Access (CDMA), Orthogonal Frequency-Division Multiplexing (OFDM) and Orthogonal Frequency-Division Multiple Access (OFDMA).	7
<b>Suggested list of Tutorials and Assignments: As suggested by the course teacher</b>	
<b><i>Suggested Text Books:</i></b>	
1.	Data Communication and Computer Networking - B. A.Forouzan, 2nd Ed., 2003, TMH.
2.	Advanced Electronic Communication Systems - W. Tomasi, 5th Ed., 2008, PEI
3.	
<b><i>Suggested Reference Books:</i></b>	
1.	Data and Computer Communications - William Stallings, 8th Ed., 2007, PHI.
2.	Data Communication and TeleProcessing Systems -T. Housely, 2nd Ed, 2008, BSP.
3.	Data Communications and Computer Networks- Brijendra Singh, 2nd Ed., 2005, PHI.
4.	Computer Networks; By: Tanenbaum, Andrew S; Pearson Education Pte. Ltd., Delhi, 4th Edition
5.	Manufacturers Device data sheets

**Course Outcome and Program Outcome Mapping**

	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10
CO 1		2	2							
CO 2		3							2	
CO 3				2						2
CO 4	2					3				3
CO 5		2	2						3	
CO6		2	2			2				

Level of Mapping as: Low 1, Moderate 2, High 3

<b>Class, Part &amp; Semester</b>	:	<b>First Year M. Tech (E&amp;TC), Part I, Sem-I</b>					
<b>Course Title</b>	:	<b>Reconfigurable Computing (Elective-II)</b>			<b>Course Code:</b>	:	METCOE12
<b>Teaching Scheme (Hours)</b>	:	Lecture :	3 Hrs/week		<b>Total Credits</b>	:	3
		Tutorial :	-- Hrs/week				
<b>Evaluation Scheme (Marks)</b>	:	ISE=40	ESE = 60	Grand Total=100	<b>Duration of ESE</b>	:	3 hrs
<b>Revision:</b>	:	Fourth			<b>Month</b>	:	July 2025

<b>Pre-requisites</b> (if any)	:	FPGA Basics
<b>Course Domain</b>	:	<b>Design and Computing</b>
<b>Course Rationale:</b> Reconfigurable (adaptive) computing is a novel yet important research field investigating the capability of hardware to adapt to changing computational requirements such as emerging standards, late design changes, and even to changing processing requirements arising at run-time. Reconfigurable computing thus benefits from a) the programmability of software similar to the Von Neumann computer and b) the speed and efficiency of parallel hardware execution.		
<b>Course Objectives:</b> The Course teacher will be able to		<b>Course Outcomes:</b> Students will be able to
43.	Make students to understand various computing architectures	43. Understand the concept of reconfigurable computing and its integration on computing platforms.
44.	Provide students the concept of handling issues of reconfigure computing	44. Design, implement and analyze reconfigurable systems in the recent application domains using HDL.
45.	Provide students implementation approaches of FPGA design in view of reconfiguration	45. Use advanced EDA tools to simulate and synthesize HDL codes for reconfigurable architectures.
46.		46. get familiar with the possibilities and rapidly growing interest in adaptive hardware and corresponding design techniques
47.		47. Analyze the existing Reconfigurable Processing Fabric (RPF) Architectures
48.		48.
<b>Curriculum Content</b>		<b>Hours</b>
<b>Unit I</b> Domain of RC: General Purpose Computing, Domain-Specific Processors, Application-Specific Processors, Reconfigurable Computing, Fields of Application. Architecture of Field Programmable Gate Arrays		6
<b>Unit II</b> Reconfigurable Processing Fabric (RPF) Architectures: Fine grained, Coarse-Grained, Integration of RPF into Traditional Computing Systems. Early systems of Reconfigurable computing: PAM, VCC, Splash, PRISM, Teramac, Cray, SRC, non-FPGA research, other issues.		7
<b>Unit III</b> Contexts, Context switching; Area calculations for PE Efficiency, ISP, Hot Reconfiguration; Case study. Architectures for existing multi FPGA systems, Arrays for fast computations, CPLDs, FPGAs, Multi context, Partial Reconfigurable Devices; TSFPGA, DPGA, Mattrix;		7

Best suitable approach for RD; Case study Reconfiguration Management: Reconfiguration, Configuration architectures, managing reconfiguration process, reducing reconfiguration time, configuration security.		
<b>Unit IV</b> RC Applications: Implementing applications with FPGAs, various applications and use of reconfiguration: Video Streaming, , Distributed arithmetic, Adaptive Controller, Adaptive cryptographic systems, Software Defined Radio, High-Performance Computing, Automatic target recognition systems.		7
<b>Unit V</b> Implementation: Integration, FPGA Design Flow, System On A Programmable Chip: Introduction to SoPC, Adaptive Multiprocessing on Chip. Reconfiguration Project Design Approaches: J-Bit, Modular, Early Access, Vivad.		7
<b>Unit VI</b> Software challenges in System on chip; Testability challenges; Case studies. Modeling, Temporal partitioning algorithms, Online temporal placement, Device space management.		6
<b>Suggested list of Tutorials and Assignments: As suggested by the course teacher</b>		
<b><i>Suggested Text Books:</i></b>		
1.	Wolf Wayne, FPGA Based System Design, Pearson Edu, 2004.	
2.	Hauck Scott, Dehon A, “Reconfigurable Computing: The Theory and Practice of FPGA- Based Computation”, Elsevier.	
3.		
<b><i>Suggested Reference Books:</i></b>		
1.	Vivado Partial Reconfiguration.pdf: user guide 909 by Xilinx Revision: 04/06/2016	
2.	Maya Gokhale, Paul Ghaham, “Reconfigurable Computing”, Springer Publication.	
3.	Bobda Christophe, “Introduction to Reconfigurable Computing: Architectures, Algorithms, and Applications”, Springer.	
4.		

**Course Outcome and Program Outcome Mapping**

	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10
CO 1		3	3	2						
CO 2	3					2				
CO 3				2						
CO 4			2							
CO 5	3				2					
CO6										

Level of Mapping as: Low 1, Moderate 2, High 3

<b>Class, Part &amp; Semester</b>	:	<b>First Year M. Tech (E&amp;TC), Part I, Sem-I</b>					
<b>Course Title</b>	:	<b>VLSI Testing &amp; Testability (Elective -II)</b>			<b>Course Code:</b>	:	METCOE13
<b>Teaching Scheme (Hours)</b>	:	Lecture :	3 Hrs/week		<b>Total Credits</b>	:	3
		Tutorial :	-- Hrs/week				
<b>Evaluation Scheme (Marks)</b>	:	ISE=40	ESE = 60	rand tal=1 00	<b>Duration of ESE</b>	:	3 hrs
<b>Revision:</b>	:	Fourth			<b>Month</b>	:	July 2025
<b>Pre-requisites (if any)</b>	:	Basic knowledge in the following areas: digital design, optimization algorithms, and computer architecture.					
<b>Course Domain</b>	:	<b>VLSI</b>					
Course Rationale: VLSI testing verifies the functionality and detects defects in integrated circuits, while testability focuses on making designs easier to test, improving efficiency and reducing costs.							
<b>Course Objectives:</b> The Course teacher will				<b>Course Outcomes:</b> Students will be able to			
49.	Introduce design process in VLSI			49.	Accept challenges in VLSI Testing at different abstraction levels		
50.	Teach the logical and Fault simulation models			50.	Understand fault models for generation of test vectors		
51.	Make students to learn techniques for design of testability			51.	Calculate observability and controllability parameters of circuit		
52.	Make students to study hardware and software verification issues for testing			52.	Enhance testability of a circuit. Use simulation techniques for designing and testing of VLSI circuits		
53.				53.			
54.				54.			
<b>Curriculum Content</b>							<b>Hours</b>
<b>Unit I</b> Introduction to the concepts and techniques of VLSI (Very Large Scale Integration) design verification and testing, VLSI testing process and test equipment, test economics and product quality							7
<b>Unit II</b> Fault modeling, testing and verification in VLSI design process, test methods, logic and fault simulation, modeling circuits for simulation, algorithms for true- value simulation and algorithms for fault simulation.							7

<b>Unit III</b> Statistical methods for fault simulation, testability measures, combinational circuit test generation, sequential circuit test generation, memory test.		6
<b>Unit IV</b> Fault Simulation Application and Methods: Fault Simulation, Fault Simulation Applications, Fault Simulation Technologies. Test pattern Generation Methods and Algorithm: Test Generation Basics, Controllability and Observability, Random Test Generation.		6
<b>Unit V</b> Design for testability, Scan and Boundary scan architectures, Built-in Self-test (BIST) and current-based testing, analog test bus standard, System test and core-based design, ATPG, Embedded core test fundamentals.		7
<b>Unit VI</b> Design verification techniques based on simulation, analytical and formal approaches. Functional verification. Timing verification. Formal verification. Basics of equivalence checking and model checking. Hardware emulation.		7
<b>Suggested list of Tutorials and Assignments: As suggested by the course teacher</b>		
<b><i>Suggested Text Books:</i></b>		
1.	Bushnell M L, Agrawal V D, "Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits", Kluwer Academic Publishers.	
2.	Abramovici M, Breuer M A and Friedman A D, "Digital systems and Testable Design", Jaico Publications.	
3.		
<b><i>Suggested Reference Books:</i></b>		
1.	Crouch A L, "Design Test for Digital IC's and Embedded Core Systems", Prentice Hall.	
2.	Kropf T, "Introduction to Formal Hardware Verification," Springer Publications	
3.	Niraj K. Jha, Sandeep Gupta, Testing of Digital Systems, 1st edition, Cambridge University Press, 2003. ISBN: 0521-77356-3	
4.	M. Abramovici, M. A. Breuer and A. D. Figlietta, Digital Systems Testing and Testable Design, Wiley-IEEE Press, 1994, ISBN: 978-0-7803-1062-9.	
5.		
6.		

### Course Outcome and Program Outcome Mapping

	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10
CO 1		3			2	2				
CO 2			3	2					1	

CO 3				2		3				
CO 4	2	3	2						2	
CO 5										
CO6										

Level of Mapping as: Low 1, Moderate 2, High 3

<b>Class, Part &amp; Semester</b>	:	<b>First Year M. Tech (E&amp;TC), Part I, Sem-I</b>					
<b>Course Title</b>	:	<b>Seminar-I</b>			<b>Course Code:</b>	:	METCC 14
<b>Teaching Scheme (Hours)</b>	:	Practical :	2 Hrs/week		<b>Total Credits</b>	:	1
<b>Evaluation Scheme (Marks)</b>	:	/IOE= 50 Marks	EOE= ---	Total= 50 marks	<b>Duration of EPE</b>	:	----
<b>Revision:</b>	:	Fourth			<b>Month</b>	:	July 2025
<b>Pre-requisites (if any)</b>	:	<b>Advance Technology Studies</b>					
<b>Course Domain</b>	:	<b>Technology Exchange</b>					
<b>Course Rationale:</b> Students should get acquainted with the advance topics in the field of Electronic, IT , E&TC and Computer Engineering							
<b>Course Objectives:</b> The Course teacher will				<b>Course Outcomes:</b> Students will be able to			
1.	<i>To encourage students for research development</i>			1	<i>Demonstrate and explore New Technology</i>		
2.				2	<i>Inculcate ability to make presentation</i>		
3.				3.	<i>Explore the research</i>		
4.				4	<i>Inculcate innovations</i>		
5							
6.							

#### Course Outcome and Program Outcome Mapping

	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10
--	------	------	------	------	------	------	------	------	------	-------

CO 1					3				3	
CO 2	3						2			
CO 3				2	2				2	
CO 4		3	3			2				2
CO 5										
CO6										

Level of Mapping as: Low 1, Moderate 2, High 3

Class, Part & Semester		:	First Year M. Tech (E&TC), Part I, Sem-I								
Course Title		:	Lab-1: Advance Computer Networks			Course Code:	:	METCC15			
Teaching Scheme (Hours)		:	Practical :	2 Hrs/week		Total Credits	:	1			
Evaluation Scheme (Marks)		:	IOE=50 marks	EOE= ----	Total=50	Duration of EPE	:	----			
Revision:		:	Fourth			Month	:	July 2025			
Pre-requisites (if any)		:	Computer networking theory knowledge								
Course Domain		:	Communication								
Course Rationale:											
Course Objectives: The Course teacher will					Course Outcomes: Students will be able to						
1.	This Lab course will provide in depth knowledge about networking concepts and students will be familiar with all various protocols.			1.	Identify the different types of network devices and their functions within a network.						
2.				2.	Understand and build the skills of sub-netting and routing mechanisms.						
3.				3.	Understand basic protocols of computer networks, and how they can be used to assist						

			in network design and implementation		
4.		4.			
<b>List of Experiments</b>					
Sr. No.	<b>Experiments</b>				
1.	Study of Networking Commands (Ping, Tracert, TELNET, ns lookup, net stat, ARP, RARP) and Network Configuration Files....				
2.	Linux Network Configuration. a. Configuring NIC’s IP Address. b. Determining IP Address and MAC Address using if-config command. c. Changing IP Address using if-config. d. Static IP Address and Configuration by Editing. e. Determining IP Address using DHCP. f. Configuring Hostname in /etc/hosts file				
3.	Design TCP iterative Client and Server application to reverse the given input sentence.				
4.	Design a TCP concurrent Server to convert a given text into upper case using multiplexing system call “select”.				
5.	Design UDP Client Server to transfer a file				
6.	Configure a DHCP Server to serve contiguous IP addresses to a pool of four IP devices with a default gateway and a default DNS address. Integrate the DHCP server with a BOOTP demon to automatically serve Windows and Linux OS Binaries based on client MAC address. a. Configure DNS: Make a caching DNS client, and a DNS Proxy; implement reverse DNS and forward DNS, using TCP dump/Wireshark characterise traffic when the DNS server is up and when it is down.				
7.	Configure a mail server for IMAP/POP protocols and write a simple SMTP client in C/C++/Java client to send and receive mails.				
8.	Configure FTP Server on a Linux/Windows machine using a FTP client/SFTP client characterise file transfer rate for a cluster of small files 100k each and a video file of 700mb.Use a TFTP client and repeat the experiment.				
9.	Signaling and QoS of labeled paths using RSVP in MPLS				
10.	Find shortest paths through provider network for RSVP and BGP.				
11.	Understand configuration, forwarding tables, and debugging of MPLS				
12.					
<b>General Instructions: if any regarding course delivery and assessment</b>					
<b>Suggested Text Books/ Reference Books/Manual</b>					
1.	Wireless Communication System -Abhishek yadav –University Sciences Press, 2009.				
2.	Andrew .S. Tanenbaum, “Computer Networks”, 4th Edition, Prentice Hall of India, New Delhi, 2008. .				
3.	High Performance TCP-IP Networking -Mahaboob Hassan -Jain Raj-PHI.				
4.	Fred Halsall, “Data Communications and Networking”, 5th Edition, McGraw Hill, 2012.				

#### Course Outcome and Program Outcome Mapping



(if any)			
<b>Course Domain</b>		:	Communication
<b>Course Rationale:</b> Please write it in 3 to 4 lines			
<b>Course Objectives:</b> The Course teacher will		<b>Course Outcomes:</b> Students will be able to	
1.	Impart in depth knowledge about various devices and the measurements	1.	understand gunn diode characteristics and attenuation measurements
2.	Impart in depth knowledge about directional coupler	2.	measure various parameters of Directional coupler
3.	Impart in depth knowledge about VSWR measurement	3.	Measure VSWR
4.	Impart in depth knowledge about Impedance and frequency measurement	4.	Measure Impedance and frequency
5	Impart in depth knowledge about waveguide parameters measurement	5.	Measure waveguide parameters
6.	Impart in depth knowledge about scattering parameters	6.	Measure scattering parameters of circulator and magic TEE
<b>List of Experiments</b>			
Sr. No.	<b>Experiments</b>		
1.	GUNN DIODE CHARACTERISTICS		
2.	ATTENUATION MEASUREMENT		
3.	DIRECTIONAL COUPLER CHARACTERISTICS		
4.	VSWR MEASUREMENT		
5.	IMPEDANCE AND FREQUENCY MEASUREMENT		
6.	WAVEGUIDE PARAMETERS MEASUREMENT		
7.	SCATTERING PARAMETERS OF CIRCULATOR		
8.	SCATTERING PARAMETERS OF MAGIC TEE		
9.			
10.			
11.			
12.			
<b>General Instructions: if any regarding course delivery and assessment</b>			
<b>Suggested Text Books/ Reference Books/Manual</b>			
1.	Microwave theory and techniques by Prof Girish Kumar		
2.			
3.			
4.			

	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10
CO 1	2	1	1	1	1	1	1	1		
CO 2	2	1	1	1	1	1	1	1		
CO 3	1	1	1	1	1	1	1	1		
CO 4	2	1	1	1	1	1	1	1		
CO 5	1	1	1	1	1	1	1	1		
CO6	1	1	1	1	1	1	1	1		

Level of Mapping as: Low 1, Moderate 2, High 3

## Semester-II

<b>Class, Part &amp; Semester</b>	:	<b>First Year M. Tech (E&amp;TC), Part I, Sem-II</b>					
<b>Course Title</b>	:	<b>Intellectual Property Rights</b>			<b>Course Code:</b>	:	METCAC2
<b>Teaching Scheme (Hours)</b>	:	Lecture :	2 Hrs/week		<b>Total Credits</b>	:	2
		Tutorial :	-- Hrs/week				
<b>Evaluation Scheme (Marks)</b>	:	ISE=)nil	IOE = 50	Grand Total=50	<b>Duration of ESE</b>	:	---
<b>Revision:</b>	:	Fourth			<b>Month</b>	:	July 2025
<b>Pre-requisites (if any)</b>	:	Basic Legal Awareness, Digital Literacy					
<b>Course Domain</b>	:	Audit Course					
Course Rationale: The course on Intellectual Property Rights (IPR) is designed to provide students with an in-depth understanding of the importance of intellectual property in fostering innovation, creativity, and economic development. As the global economy becomes increasingly knowledge-driven, protecting and managing intellectual property is critical for individuals, organizations, and nations.							
<b>Course Objectives:</b> The Course teacher will			<b>Course Outcomes:</b> Students will be able to				
55.	Provide a comprehensive understanding of the concept, origin, and types of Intellectual Property Rights (IPR) and their significance in the global context.			55.	Explain the fundamental concepts, origin, and significance of various types of Intellectual Property Rights (IPRs) in protecting innovations and creations.		
56.	Introduce the legal framework of IPR, including the TRIPS agreement and its relationship with the WTO			56.	Apply the knowledge of patent laws, registration procedures, and infringement remedies in the protection of inventions and technologies		
57.	Familiarize students with the processes and laws related to patents, copyrights, and trademarks, along with their infringements and remedies			57.	Demonstrate an understanding of copyright laws, including software copyrights, piracy issues, and the remedies for infringement.		
58.	Understand the significance of designs, geographical indications, and layout designs, as well as their protection under international and national laws.			58.	Analyze and manage issues related to trademarks, including registration, infringement, and offenses in cyberspace, such as domain name disputes.		
59.	Explore the legal provisions and ethical considerations related to the Information Technology Act, 2000, including cybercrime, e-commerce, and digital signatures.			59.	Evaluate the legal framework for design protection, including the Semiconductor Integrated Circuits Layout Design Act and international conventions.		

60.	Develop the ability to identify, register, and manage intellectual property rights in various domains, including traditional knowledge and modern technologies.	60.	Assess the implications of the Information Technology Act, 2000, particularly in the areas of e-governance, e-commerce, digital signatures, and combating cybercrime.
Curriculum Content			Hou rs
Unit I Introduction to IPR: Meaning of property, Origin, Nature, Meaning of Intellectual Property Rights, Introduction to TRIPS and WTO, Kinds of Intellectual property rights—Copy Right, Patent, Trade Mark, Trade; Secret and trade dress, Design, Layout Design, Geographical Indication, Plant. Varieties and Traditional Knowledge			5
Unit II Patent Rights and Copy Rights— Origin, Meaning of Patent, Types, Inventions which are not patentable, Registration Procedure, Rights and Duties of Patentee, Assignment and license, Restoration of lapsed Patents, Surrender and Revocation of Patents, Infringement, Remedies & Penalties			5
Unit III Copy Right—Origin, Definition &Types of Copy Right, Registration procedure, Assignment & license, Terms of Copy Right, Piracy, Infringement, Remedies, Copy rights with special reference to software			4
Unit IV Trade Marks: Origin, Meaning & Nature of Trade Marks, Types, Registration of Trade Marks, Infringement & Remedies, Offences relating to Trade Marks, Passing Off, Penalties. Domain Names on cyber space			4
Unit V Design- Meaning, Definition, Object, Registration of Design, Cancellation of Registration, International convention on design, functions of Design. Semiconductor Integrated circuits and layout design Act-2000.			4
Unit VI Basic Tenents Of Information Technology Act-2000, IT Act - Introduction, E-Commerce and legal provisions, E- Governance and legal provisions, Digital signature and Electronic Signature. Cybercrimes.			5
Suggested list of Tutorials and Assignments: As suggested by the course teacher			
Suggested Text Books/Reference Books			
1.	Intellectual Property Rights and the Law, Gogia Law Agency, by Dr. G.B. Reddy		
2.	Law relating to Intellectual Property, Universal Law Publishing Co, by Dr. B.L.Wadehra		
3.	IPR by P. Narayanan		
Suggested :			

1.	Law of Intellectual Property, Asian Law House, Dr. S. R. Myneni.
2.	
3.	
4.	
5.	
6.	

**Course Outcome and Program Outcome Mapping**  
Level of Mapping as: Low 1, Moderate 2, High 3

	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10
CO 1			2					2		
CO 2			3				3	2	3	
CO 3			3				2			
CO 4						3	2			
CO 5						3	2			
CO6			3				2	2		

<b>Class, Part &amp; Semester</b>	:	<b>First Year M. Tech (E&amp;TC), Part I, Sem-II</b>						
<b>Course Title</b>	:	<b>Real Time Operating System</b>				<b>Course Code:</b>	:	METCC21
<b>Teaching Scheme (Hours)</b>	:	Lecture :	3 Hrs/week		<b>Total Credits</b>	:	3	
		Tutorial :	-- Hrs/week					
<b>Evaluation Scheme (Marks)</b>	:	ISE=40	ESE = 60	Grand Total=100	<b>Duration of ESE</b>	:	3 hrs	
<b>Revision:</b>	:	Fourth				<b>Month</b>	:	July 2025
<b>Pre-requisites (if any)</b>	:	Knowledge of operating system						
<b>Course Domain</b>	:	<b>Embedded</b>						
<b>Course Rationale:</b> This course is to introduce students with the basic concepts and approaches in the design and analysis of real-time operating systems. It covers design considerations of real time operating systems, task scheduling, threads, multitasking, task communication and synchronization. Applications of the course include real time operating systems in image processing, fault tolerant applications and control systems.								
<b>Course Objectives:</b> The Course teacher will				<b>Course Outcomes:</b> Students will be able to				

61.	Explain the concepts of operating systems and principles of real time operating systems, implementation aspects of real time concepts in embedded systems.	61.	Recall real time operating system to provide resource management and synchronization for communication systems.
62.	Teach the design of real time operating system by using the concepts of Timers, I/O subsystem and Memory management units.	62.	Compare soft real-time operating system and hard real-time operating systems for the priority-based task scheduling.
63.	Explain software development process and tools like Vxworks and mu COS for real time operating system applications.	63.	Outline the components of real time operating systems for the design of reliable embedded system.
64.		64.	Analyze finite state machine for the task scheduling and execution in kernel models.
65.		65.	Develop a semaphore token for the execution of one or more threads in mutual exclusion.
66.		66.	Interpret message queue in asynchronous communications protocol for send and receive messages simultaneously.

<i>Curriculum Content</i>		Hours
<b>Unit I</b> <b>REAL TIME OPERATING SYSTEM PRINCIPLES</b> History of operating systems, defining RTOS, classification of real-time systems, the scheduler, objects, services and key characteristics of RTOS, Tasks: Defining a task, task states and scheduling, typical task operations, typical task structure. Semaphores: Defining semaphores, typical semaphore operations, typical semaphore use; Message Queues Defining message queues, message queue states, message queue content, message queue storage, typical message queue operations; typical message queue use other kernel objects: Pipes, event registers, signals, condition variables.		08
<b>Unit II</b> <b>RTOS DESIGN CONSIDERATIONS</b> Timer and Timer Services: Real-time clocks and system clocks, programmable interval timers, timer interrupt service routines, model for implementing the soft-timer handling facility, timing wheels. I/O subsystem: Basic I/O concepts, the I/O sub system; Memory management: Dynamic memory allocation, fixed size memory management, blocking vs. Non-blocking memory functions, hardware memory management units		07
<b>Unit III</b> <b>TASKS COMMUNICATION AND SYNCHRONIZATION</b> Synchronization and Communication: Synchronization, communication, resource synchronization methods, common practical design patterns; common design problems: Resource classification, deadlocks, priority inversion.		06

<b>Unit IV</b> Real Time Operating Systems (μC/OS):Real-Time Software Concepts, Kernel Structure, Task Management, Time Management, Inter task Communication & Synchronization, Memory Management, and Porting μCos-II.		07
<b>Unit V</b> Linux/RT Linux: Features of Linux, Linux commands, File Manipulations, Directory, Pipes and Filters, File Protections, Shell Programming, System Programming, RT Linux Modules, POSIX Threads, Mutex Management, Semaphore Management.		06
<b>Unit VI</b>  <b>RTOS APPLICATION DOMAINS (09) :</b> Comparison and study of RTOS: Vx works and COS, Case studies: RTOS for image processing, embedded RTOS for voice over IP, RTOS for fault tolerant applications, RTOS for control systems		06
<b>Suggested list of Tutorials and Assignments: As suggested by the course teacher</b>		
<b><i>Suggested Text Books:</i></b>		
1.	Labrossy J. J, Lawrence, “μC/OS-II, The real time Kernel”, R & D Publication.	
2.	2. Dr Prasad K V K K, “Embedded Real Time Systems: Concepts, Design & Programming”, Dreamtech Publication.	
3.	<b>Simon D. E, “An Embedded Software Primer”, Pearson education.</b>	
<b><i>Suggested Reference Books:</i></b>		
1.	Tanenbaum A S, “Modern Operating Systems”, Prentice Hall.	
2.	Raj Kamal, “Embedded Systems Architecture, Programming and design”, Tata McGraw-Hill	
3.		

### Course Outcome and Program Outcome Mapping

	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10
CO 1		3								
CO 2		3	2							
CO 3				2						
CO 4	2		2			2				
CO 5		2								

CO6			2			2				
-----	--	--	---	--	--	---	--	--	--	--

Level of Mapping as: Low 1, Moderate 2, High 3

<b>Class, Part &amp; Semester</b>	:	<b>First Year M. Tech (E&amp;TC), Part I, Sem-I</b>					
<b>Course Title</b>	:	<b>Advanced Embedded System</b>			<b>Course Code:</b>	:	METCC22
<b>Teaching Scheme (Hours)</b>	:	Lecture :	3 Hrs/week		<b>Total Credits</b>	:	3
		Tutorial :	— Hr/week				
<b>Evaluation Scheme (Marks)</b>	:	ISE=40	ESE = 60	Grand Total=100	<b>Duration of ESE</b>	:	3 hrs
<b>Revision:</b>	:	Fourth			<b>Month</b>	:	July 2025
<b>Pre-requisites (if any)</b>	:	<b>Embedded System</b>					
<b>Course Domain</b>	:	<b>Integrated Circuits</b>					
<b>Course Rationale:</b> An advanced embedded systems course is designed to build upon foundational knowledge, equipping students with in-depth skills in hardware and software, real-time operating systems, and advanced programming techniques, preparing them for specialized roles in the industry.							
<b>Course Objectives:</b> The Course teacher will				<b>Course Outcomes:</b> Students will be able to			
67.	Teach to make understand basic concepts of Embedded Systems.			67.	Understand and explain the concepts of Embedded Systems and apply the knowledge of Computer Architecture in building Embedded Systems.		
68.	Teach to make the stude aware know development of Hardware Software co-design in Embedded System.			68.	Analyze the real-time deterministic response of embedded systems and various peripherals involved in Embedded system		
69.	To understand Architecture of ARM-32 bit Microcontroller.			69.	Design low power, real time deterministic Embedded Systems and Develop C programs, execute & demonstrate on embedded target boards like Raspberry Pi, Arduino, etc.		

70.	To analyse Instruction sets by Assembly basics, Instruction list and description.	70.	Perform in a team to design and develop useful embedded systems and make an effective oral presentation on topics allocated by instructor pertaining to Computer Architecture, Embedded Systems, Analog and Digital peripherals.
71.		71.	
72.		72.	
<i>Curriculum Content</i>			<b>Hours</b>
<b>Unit I</b> Introduction to Embedded Systems, Real time nature of ES, Architectures of ES including multi core architecture, Graphic Processing Units(GPU), Typical Embedded System: Core of the Embedded System, Memory, Sensors and Actuators, Communication Interface, Embedded Firmware, Other System Components. Case Study Raspberry Pi 3.			7
<b>Unit II</b> Characteristics and Quality Attributes of Embedded Systems: Hardware Software Co Design and Program Modeling: Fundamental Issues in Hardware Software Co-Design, Computational Models in Embedded Design, Introduction to Unified Modeling Language, Hardware Software Trade-offs. Embedded Firmware Design and Development: Embedded Firmware Design Approaches, Embedded Firmware Development Languages(C, C++, Python, VHDL/Verilog).			7
<b>Unit III</b> Introduction to SoC: Case Study Xilinx Zynq, Anatomy, Design Reuse, Abstraction, SoC Design Flow, Zynq APU, ARM Model, Logic Fabric, Block RAM, GPIO, Communication Interfaces, ZynqSoc Design Overview.			6
<b>Unit IV</b> Device Comparison: Device Selection Criteria, Zynqvs FPGA, Zynqvs Standard Processor, Zynqvs Discrete FPGA Processor, Zynq Architecture and Design Flow, Embedded Systems and FPGA, Processors and Buses.			7
<b>Unit V</b> USB Basics: Uses and limits, Benefits, Evolution, Bus components, Division of labor, Transfer basics, Elements of a transfer, USB 2.0 transactions, Ensuring successful transfers, Control transfers, Bulk transfers, Interrupt transfers, Isochronous transfers, Enumeration: Process and Descriptors.			6
<b>Unit VI</b> Hosts for Embedded Systems: Targeted Host, Targeted Peripheral List, Targeted Host types, Bus current, turning off bus power, Embedded Hosts, Differences from conventional host ports, Functioning as a USB device, OTG devices, A-Device and B-			7

Device, OTG descriptor, Host Negotiation Protocol, Role Swap Protocol	
<b>Suggested list of Tutorials and Assignments: As suggested by the course teacher</b>	
<b><i>Suggested Text Books:</i></b>	
1.	James K. Peckol , “Embedded systems - A contemporary design tool”, John Wiley, 2008
2.	“Embedded System Design A unified Hardware/Software Introduction” Frank Vahid/ Tony Givargis, John Wiley & Sons Pte Ltd.
3.	
<b><i>Suggested Reference Books:</i></b>	
1.	Hennessy and Patterson, Computer Architecture: A Quantitative Approach", Latest Edition
2.	2. Shibu K V, “Introduction to Embedded Systems”, Tata McGraw Hill Education Private Limited, 2009
3.	3. The Zynq Book, by Crockett, Elliot, Enderwitz& Stewart, University of Strathclyde Glasgow, 2014
4.	4. USB Complete: The Developer's Guide, Jan Axelson
5.	
6.	

### Course Outcome and Program Outcome Mapping

	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10
CO 1	2	3	2							
CO 2			3							
CO 3	3		2		3					
CO 4						2	3	3	2	
CO 5										
CO6										

Level of Mapping as: Low 1, Moderate 2, High 3

<b>Class, Part &amp; Semester</b>	:	<b>First Year M. Tech (E&amp;TC), Part I, Sem-II</b>					
<b>Course Title</b>	:	<b>Advance Mobile Systems</b>			<b>Course Code:</b>	:	METCC23
<b>Teaching Scheme (Hours)</b>	:	Lecture :	3 Hrs/week		<b>Total Credits</b>	:	3
		Tutorial :	-- Hrs/week				
<b>Evaluation Scheme (Marks)</b>	:	ISE=40	ESE = 60	Grand total=100	<b>Duration of ESE</b>	:	3 hrs

<b>Revision:</b>	:	Fourth	<b>Month</b>	:	July 2025
<b>Pre-requisites (if any)</b>	:	1. Principles of Signals and Systems 2. Principles of Communication Systems 3. Fundamentals of wireless communication			
<b>Course Domain</b>	:				
<b>Course Rationale:</b> <i>This course aims to impart a fundamental level understanding of sixth-generation (6G) wireless technology, encompassing its underlying concepts, use cases, and architectural frameworks. Starting with the overview of the evolution of wireless systems and standards, participants will delve into the essential principles behind 6G technology. The course will also cover the basics of multi-input multi output (MIMO) technology used in 6G wireless standards, along with advanced concepts like, massive MIMO, intelligent reflective surfaces (IRS), holographic beamforming, and orbital angular momentum (OAM). The students will also learn about next generation multiple access technologies such as non-orthogonal multiple access (NOMA), rate-splitting multiple access (RSMA), and fundamental coding schemes such as Polar and low density parity check (LDPC) Codes. Further, this course will also introduce students to advanced network topology for 6G, such as non-terrestrial networks, underwater networks, optical wireless networks and AI/ML models for 6G networks and devices. Lastly, the course will also address forthcoming insights and potential technological advancements shaping the next generation of wireless communication systems.</i>					
<b>Course Objectives:</b> The Course teacher will			<b>Course Outcomes:</b> Students will be able to		
73.	Explain Current Wireless systems (WLAN, Cellular, Satellite, Optical etc.) & 6G paradigm shifts, 6G KPIs		73.	Understand WLAN, Cellular, Satellite, Optical etc. & 6G paradigm shifts, 6G KPIs	
74.	Explain SIMO and MISO systems, MIMO systems & Massive MIMO systems		74.	Understand MIMO systems	
75.	Explain Metasurfaces, Holographic beamforming, Orbital Angular Momentum (OAM)		75.	Learn Intelligent reflective surfaces (IRS)/ Metasurfaces, Holographic Beamforming, Orbital Angular Momentum (OAM)	
76.	Explain 6G modulation, channel coding		76.	Learn LDPC , Turbo Codes NOMA, OFDMA	
77.	Explain Underwater Networks, Optical-Wireless Network		77.	Learn Underwater Networks, Optical-Wireless Network	
78.	Explain Green Communication Network, AI / ML Models for 6G Networks and Devices		78.	Learn Green Communication Network AI / ML Models for 6G Networks and Devices	

<b>Curriculum Content</b>		<b>Hours</b>
<b>Unit I</b> Overview of next-generation Communication System, Fundamentals of Wireless Communications , Evolution of Wireless Systems and Standards, Current Wireless systems (WLAN, Cellular, Satellite, Optical etc.), 6G paradigm shifts, use cases, 6G KPIs		6
<b>Unit II</b> Advanced MIMO Techniques, SIMO and MISO systems, MIMO systems, Massive MIMO systems		7
<b>Unit III</b> Intelligent reflective surfaces (IRS)/ Metasurfaces, Holographic Beamforming' Orbital Angular Momentum (OAM)		
<b>Unit IV</b> Modulation, Channel Coding and Multiple Access for 6G ,6G Coding Schemes (LDPC and Turbo Codes),6G Modulation Techniques, Multiple Access Schemes for 6G, Candidate waveforms for 6G: OFDM, NOMA, OFDMA		7
<b>Unit V</b> Advanced Network Topology for 6G,Non-Terrestrial Networks,Underwater Networks', Optical-Wireless Network		7
<b>Unit VI</b> Green Communication Network,AI / ML Models for 6G Networks and Devices		6
<b>Suggested list of Tutorials and Assignments: As suggested by course teacher</b>		
<b>Suggested Text Books:</b>		
1.	Paulo Sergio Rufino Henrique; Ramjee Prasad, ""6G The Road to the Future Wireless Technologies 2030,"", River Publishers, 2021,	
2.		
<b>Suggested Reference Books:</b>		
1.	IEEE Communications, Wireless Communications Journals, Magazines, Tutorials papers	
2.	3GPP standards	
3.	6G enabling Technologies for next generation, by Amit Kumar Tyagi, Shrikant Tiwari, Shivani Gupta, Anand Kumar Mishra	
4.		

**Course Outcome and Program Outcome Mapping**

	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10
CO 1	1	2	2		1	1	1	1		
CO 2	2	3	3	1	1	1	1	1		
CO 3	2	2	2	2	1	1	1	1		
CO 4	2	2	2	1	1	1	1	1		
CO 5	2	2	2	1	1	1	1	1		

CO6		3	3	1	1	1	1	1		
-----	--	---	---	---	---	---	---	---	--	--

Level of Mapping as: Low 1, Moderate 2, High 3

### Elective-III

<b>Class, Part &amp; Semester</b>	:	<b>First Year M. Tech (E&amp;TC), Part I, Sem-I</b>					
<b>Course Title</b>	:	<b>SOC Design (Elective-III)</b>			<b>Course Code:</b>	:	METCE21
<b>Teaching Scheme (Hours)</b>	:	Lecture :	3 Hrs/week		<b>Total Credits</b>	:	3
		Tutorial :	-- Hrs/week				
<b>Evaluation Scheme (Marks)</b>	:	ISE=40	ESE = 60	Grand Total=100	<b>Duration of ESE</b>	:	3 hrs
<b>Revision:</b>	:	Fourth			<b>Month</b>	:	July 2025
<b>Pre-requisites (if any)</b>	:	Digital circuit design and Programming language _C'is essential.					
<b>Course Domain</b>	:	Embedded					
<b>Course Rationale:</b> SoC design is crucial for creating compact, efficient, and cost-effective electronic devices, used in various applications like smartphones, embedded systems, and consumer electronics. SoC design involves integrating multiple components, such as processors, memory, and peripherals, onto a single chip.							
<b>Course Objectives:</b>				<b>Course Outcomes:</b> Students will be able to			
79.	To explain the System Architecture and Processor Architecture, Processor, Micro Architecture and approach for a SoC Design			79.	Understand the concept of system on chip and significance of SoC design and Modelling.		
80.	To provide knowledge of Hardware and Software Design flow of SoC Design			80.	Design FSMD and Micro-programmed architectures for digital applications.		
81.	To demonstrate use of Verilog for design of SoC based real time application			81.	Analyze the performance measures of SoC circuits and processor architectures. .		
82.				82.	Analyze the impact of Platform-Centric Soc Design Approach.		
83.				83.	Understand recent trends in Soc Prototyping, Testing and Verification		
84.				84.	Design digital circuits, FSMD and Micro-programmed architectures using Verilog programming		

<i>Curriculum Content</i>	<b>Hours</b>
<b>Unit I</b> Basic Concepts of SoC: The nature of hardware and software, data flow modelling and implementation, the need for concurrent models, analyzing synchronous data flow graphs, control flow modelling and the limitations of data flow models	7
<b>Unit II</b> FSM Datapath and Controller : Software and hardware implementation of data flow, analysis of control flow and data flow, Finite State Machine with data-path, cycle based bit parallel hardware, hardware model, FSM Data-path (FSMD), limitations of FSMD. Micro-programmed Architecture: Micro-programmed : control, encoding, data-path, Microprogrammed machine implementation, SOC modelling, hardware/software interfaces	5
<b>Unit III</b> Processor Architectures: Basic concepts in Processor Architecture, More Robust Processors such as Vector Processors, VLIW Processors and Superscalar Processors, Processor Selection for SOC, Memory Design. A SOC controller for digital still camera, portable multimedia system, SoC Platforms OMAP 137, PSoC 3 and PSoC 5	5
<b>Unit IV</b> Platform-Centric Soc Design Methodology: Introduction To Platforms, Platform-Based Design For Embedded Soc Systems, PlatformCentric Soc Design Approach, Comparison With Current Approaches.	8
<b>Unit V</b> Soc Prototyping And Verification : Soft Prototyping: Soc Design Flow, Transaction Level Modeling, Hw-Sw Co-Verification, HDL Simulator With HDL Processor Model, Hard Prototyping: Classification Of Hard Prototyping, Requirements Of Hard Prototyping, Examples Of Conventional Hard Prototyping System, Issues On Hardware/Software Co-Emulation Soc Testing And Design For Testability: Test Access Control System (TACS), A Typical Soc Test Design Flow, A Tacs-Based Soc Architecture, Test Integration Issues And Solutions, STEAC: Soc Test Aid Console, BRAINS	7
<b>Unit VI</b> Digital Circuit Design using Verilog: Gate Level Modeling: Introduction, AND Gate Primitive, Module Structure, Other Gate Primitives, Illustrative Examples, Tristate Gates, Array of Instances of Primitives, Design of Flip-Flops with Gate Primitives Modeling at Dataflow Level: Introduction, Continuous Assignment Structure, Delays and Continuous Assignments, Assignment to Vector, Operators. Switch Level Modeling: Basic Transistor Switches, CMOS Switches, Bidirectional Gates, Time Delays with Switch Primitives, instantiation with strengths and delays, Switch level modeling for NAND, NOR and XOR.	8

<b>Suggested list of Tutorials and Assignments: As suggested by the course teacher</b>	
<b><i>Suggested Text Books:</i></b>	
1.	Hubert Kaeslin, “Digital Integrated Circuit Design: From VLSI Architectures to CMOS Fabrication”, Cambridge University Press, 2008.
2.	B. Al Hashimi, “System on chip-Next generation electronics”, The IET, 2006
3.	Vijay Madiseti, Chonlameth Arpikanondt, A Platform-Centric Approach to System-on-Chip (SOC) Design (2004)
<b><i>Suggested Reference Books:</i></b>	
1.	Rochit Rajsuman, “System-on- a-chip: Design and test”, Advantest America R&D Center, 2000
2.	P Mishra and N Dutt, “Processor Description Languages”, Morgan Kaufmann, 2008
3.	Michael J. Flynn and Wayne Luk, “Computer System Design: System-on-Chip”. Wiley, 2011
4.	JariNurmi, Processor Design - System-on-Chip Computing for ASICs and FPGAs (2007)
5.	
6.	

### Course Outcome and Program Outcome Mapping

	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10
CO 1										
CO 2	3	3								
CO 3				2						
CO 4			2							
CO 5	2	2								
CO6		2				2				

Level of Mapping as: Low 1, Moderate 2, High 3

Class, Part & Semester	:	First Year M. Tech (E&TC), Part I, Sem-II				
Course Title	:	Multimedia Technologies (Elective-III)		Course Code:	:	METCE22
Teaching Scheme (Hours)	:	Lecture :	3 Hrs/week	Total Credits	:	3
		Tutorial :	-- Hrs/week			

<b>Evaluation Scheme (Marks)</b>	:	ISE=40	ESE = 60	Grand Total=100	<b>Duration of ESE</b>	:	3 hrs
<b>Revision:</b>	:	Fourth			<b>Month</b>	:	July 2025
<b>Pre-requisites (if any)</b>	:	<b>Signal Processing</b>					
<b>Course Domain</b>	:	<b>Image and Video</b>					
<b>Course Rationale:</b> A multimedia technology course aims to equip students with knowledge and skills in creating and managing multimedia content, including text, images, audio, video, and animation, with the goal of developing professionals capable of creating engaging and effective multimedia experiences.							
<b>Course Objectives:</b>				<b>Course Outcomes:</b> Students will be able to			
85.	Develop proficiency in using multimedia software for creating and editing various media elements.			85.	Understand the fundamentals of multimedia, including different media types, their characteristics, and applications.		
86.	Prepare students for careers in multimedia, web design, animation, video production, and related fields.			86.	Learn about multimedia software and tools for content creation, editing, and publishing		
87.	Develop skills for creating engaging and interactive content for various platforms, including online platforms and social media			87.	Understand theoretical aspects of multimedia and develop practical abilities for content creation, editing, and visual effects.		
88.				88.	Enhance creative skills in designing engaging and effective multimedia content.		
89.				89.	Learn to manage and organize multimedia projects efficiently.		
90.				90.	Develop skills in digital media content development, ranging from graphic design to e-publishing.		
<b>Curriculum Content</b>							<b>Hours</b>
<b>Unit I</b> Introduction to Multimedia - Characteristics of multimedia presentation - Multimedia Components - Digital representation - media and data stream- Multimedia documents-task-production-sharing and distribution- Properties of a Multimedia system.							7
<b>Unit II</b>							6

Multimedia Architectures , User Interfaces - OS Multimedia Support - Multimedia Extensions - Hardware Support - Distributed Multimedia Applications - Real Time Protocols .	
<b>Unit III</b> Play Back Architectures - Synchronization - Document architecture - Hypermedia Concepts - Hypermedia Design - Digital Copyrights - Digital Library - Multimedia Archives.	6
<b>Unit IV</b> Compression types and techniques - CODEC ;Text Compression - GIF coding standards; Audio Compression - ADPCM ; JPEG standards - JPEG 2000 compression - H.261 ; MPEG- MPEG 3- MPEG 7- MPEG 21 .	7
<b>Unit V</b> Multimedia Communication & Applications : Tele Services - Implementation of Conversational Services - Messaging Services - Retrieval Services - Tele Action Services - Tele Operation Services - Media Consumption - Media Entertainment - Virtual Reality.	7
<b>Unit VI</b> Instructional Activity , Simulation Using: Editing Tools - Image - sound- video; Painting and drawing Tools - 3D Modeling and animation Tools.	7
<b>Suggested list of Tutorials and Assignments: As suggested by the course teacher</b>	
<b><i>Suggested Text Books:</i></b>	
1.	
<b><i>Suggested Reference Books:</i></b>	
1.	Ralf Steinmetz, Klara Nahrstedt, “Multimedia Computing, Communications, and Applications”, Pearson India, 2009..
2.	Ranjan Parekh, “Principles of Multimedia”, Second Edition, McGraw Hill Education, 2017
3.	Ralf Steinmetz, Klara Nahrstedt, “Multimedia Systems”, Springer, 2004.
4.	Tay Vaughan, “Multimedia: Making it Work”, McGraw – Hill Education, Ninth Edition, 2014.
5.	Jerry D. Gibson, Toby Berger, Tom Lookabaugh, Dave Lindergh, Richard L. “Baker Digital Compression for Multimedia: Principles and Standards”, Elsevier, 2006.
6.	

**Course Outcome and Program Outcome Mapping**

	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10
CO 1		3								
CO 2		2	3							
CO 3				2						
CO 4	2		2							
CO 5		2								
CO6			2			2				

Level of Mapping as: Low 1, Moderate 2, High 3

<b>Class, Part &amp; Semester</b>	:	<b>First Year M. Tech (E&amp;TC), Part I, Sem-II</b>						
<b>Course Title</b>	:	<b>Robotics and Automation (Elective-III)</b>				<b>Course Code:</b>	:	METCE23
<b>Teaching Scheme (Hours)</b>	:	Lecture :	3 Hrs/week			<b>Total Credits</b>	:	3
		Tutorial :	-- Hrs/week					
<b>Evaluation Scheme (Marks)</b>	:	ISE=40	ESE = 60	Grand Total=100		<b>Duration of ESE</b>	:	3 hrs
<b>Revision:</b>	:	Fourth				<b>Month</b>	:	July 2025
<b>Pre-requisites (if any)</b>	:	<b>Microcontroller based systems</b>						
<b>Course Domain</b>	:	<b>Automation</b>						
<b>Course Rationale:</b> A Robotics and Automation course typically aims to equip students with fundamental knowledge and practical skills in robotics and automation, enabling them to understand robot configurations, kinematics, dynamics, programming, and applications in various industries. s								
<b>Course Objectives:</b>					<b>Course Outcomes:</b> Students will be able to			
91.	To impart the knowledge of the fundamentals in robotics and automation.				91.	Explain 3D translation and orientation representation & Illustrate the robot arm kinematics and use of Robot Operating System usage.		
92.	To understand the components of robot end effectors, material handling and automation.				92.	Design / Simulate a robot which meets kinematic requirements.		
93.	To choose gripper type, product design considerations for automated assembly and solve gripper force.				93.	Apply localization and mapping aspects of mobile robotics. 4		
94.					94.	understand ROS applications		
95.					95.	understand robot programming		
96.					96.			

<i>Curriculum Content</i>	
<b>Unit I</b> Introduction: Definitions, Types of Robots, Application of Robots, Representing Position and Orientation, Representing Pose in 2-Dimensions, Representing Pose in 3-Dimensions, Representing Orientation in 3-Dimensions, Combining Translation and Orientation.	6
<b>Unit II</b> Time and Motion: Trajectories, Smooth One-Dimensional Trajectories, Multi-Dimensional Case, Multi-Segment Trajectories, Interpolation of Orientation in 3D, Cartesian Motion, Time Varying Coordinate Frames, Rotating Coordinate Frame, Incremental Motion, Inertial Navigation Systems. Mobile Robot Vehicles, Mobility, Car-like Mobile Robots, Moving to a Point, Following a Line, Following a Path, Moving to a Pose.	6
<b>Unit III</b> Navigation: Reactive Navigation, Braitenberg Vehicles, Simple Automata, Map-Based Planning, Distance Transform, D*, Voronoi Roadmap Method, Probabilistic Roadmap Method, Localization, Dead Reckoning, Modeling the Vehicle, Estimating Pose, Using a Map, Creating a Map, Localization and Mapping, Monte-Carlo Localization	7
<b>Unit IV</b> Robot Arm Kinematics: Describing a Robot Arm, Forward Kinematics, A 2-Link Robot, A 6- Axis Robot, Inverse Kinematics, Closed-Form Solution, Numerical Solution, Under-Actuated Manipulator, Redundant Manipulator, Trajectories, Joint-Space Motion, Cartesian Motion, Motion through a Singularity.	7
<b>Unit V</b> Getting Started with ROS: Installing ROS, Understanding the ROS Filesystem level, Packages, Stacks, Messages, Services, Understanding the ROS Computation Graph level, Nodes, Topics, Services, Messages, Bags, Master, Parameter Server, Creating workspace, Creating & Building an ROS package, Creating & Building the node, Visualization of images, Working with stereo vision, 3D visualization, Visualizing data on a 3D world using rviz	7
<b>Unit VI</b> Robot Programming : Using Sensors and Actuators with ROS, SCORBOT structure, joint movements, work envelop, motors, encoders, microswitch, transmission, gripper, SCORBOT programming, IS-14533 : 2005 Manipulating industrial robots - Performance criteria related test methods, Mobile Robot Programming, Industrial Robot Programming.	7
<b>Suggested list of Tutorials and Assignments: As suggested by the course teacher</b>	

<b>Suggested Text Books:</b>	
1.	Robotics, Vision and Control: Fundamental Algorithms in MATLAB® - Peter Corke, Springer Tracts in Advanced Robotics, Volume 73, 2011
2.	Learning ROS for Robotics Programming - Aaron Martinez & Enrique Fernández, Packt Publishing, September 2013
3.	
<b>Suggested Reference Books:</b>	
1.	Robotics for Engineers -YoramKoren, McGraw Hill International, 1st edition, 1985..
2.	Industrial Robotics-Groover, Weiss, Nagel, McGraw Hill International, 2nd edition, 2012
3.	Robotics, control vision and intelligence-Fu, Lee and Gonzalez. McGraw Hill International, 2nd edition, 2007.
4.	Introduction to Robotics- John J. Craig, Addison Wesley Publishing, 3rd edition, 2010.
5.	
6.	

### Course Outcome and Program Outcome Mapping

	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10
CO 1			2							
CO 2	2	3			2					
CO 3		2	3		2	3				
CO 4	3	3		2	3					
CO 5		2		3	3	1				
CO6										

Level of Mapping as: Low 1, Moderate 2, High 3

<b>Class, Part &amp; Semester</b>	:	<b>First Year M. Tech (E&amp;TC), Part I, Sem-II</b>					
<i>Course Title</i>	:	<b>Advanced Computer Architecture (Elective-III)</b>			<i>Course Code:</i>	:	METCE24
<i>Teaching Scheme (Hours)</i>	:	Lecture :	3 Hrs/week		<i>Total Credits</i>	:	3
		Tutorial :	-- Hrs/week				
<i>Evaluation Scheme (Marks)</i>	:	ISE=40	ESE = 60	Grand Total=100	<i>Duration of ESE</i>	:	3 hrs
<i>Revision:</i>	:	Fourth			<i>Month</i>	:	July 2025

<b>Pre-requisites (if any)</b>	:	<b>Processor Architecture</b>	
<b>Course Domain</b>	:	<b>Computing Techniques</b>	
<b>Course Rationale:</b> An Advanced Computer Architecture course aims to provide a deep understanding of modern computer systems, focusing on performance analysis, advanced processor architectures, and memory hierarchy design, enabling students to analyze, design, and optimize computer systems.			
<b>Course Objectives:</b>		<b>Course Outcomes:</b> Students will be able to	
97.	To make students know about the Parallelism concepts in Programming	97.	Demonstrate concepts of parallelism in hardware/software.
98.	To give the students an elaborate idea about the different memory systems and buses.	98.	Discuss memory organization and mapping techniques.
99.	To introduce the advanced processor architectures to the students.	99.	Describe architectural features of advanced processors.
100.	To make the students know about the importance of multiprocessor and multicomputers.	100.	Interpret performance of different pipelined processors.
101.	To study about data flow computer architectures	101.	Explain data flow in arithmetic algorithms
102.		102.	Development of software to solve computationally intensive problems
<b>Curriculum Content</b>			<b>Hours</b>
<b>Unit I</b> ILP – Concepts and challenges – Hardware and software approaches – Dynamic scheduling – Speculation - Compiler techniques for exposing ILP – Branch prediction			6
<b>Unit II</b> VLIW & EPIC – Advanced compiler support – Hardware support for exposing parallelism – Hardware versus software speculation mechanisms – IA 64 and Itanium processors – Limits on ILP.			7
<b>Unit III</b> Symmetric and distributed shared memory architectures – Performance issues – Synchronization – Models of memory consistency – Introduction to Multithreading.			6
<b>Unit IV</b> Cache performance – Reducing cache miss penalty and miss rate – Reducing hit time – Main memory and performance – Memory technology. Types of storage devices – Buses – RAID – Reliability, availability and dependability – I/O performance measures – Designing an I/O system.			7
<b>Unit V</b> Software and hardware multithreading – SMT and CMP architectures – Design issues			6

<b>Unit VI</b>		7
Case studies – Intel Multi-core architecture – SUN CMP architecture - heterogenous multi-core processors – case study: IBM Cell Processor		
<b>Suggested list of Tutorials and Assignments: As suggested by the course teacher</b>		
<b><i>Suggested Text Books:</i></b>		
1.	John L. Hennessey and David A. Patterson, “ Computer architecture – A quantitative approach”, Morgan Kaufmann / Elsevier Publishers, 4th. edition, 2007.	
2.		
3.		
<b><i>Suggested Reference Books:</i></b>		
1.	David E. Culler, Jaswinder Pal Singh, “Parallel computing architecture: A hardware/software approach” , Morgan Kaufmann /Elsevier Publishers, 1999.	
2.	Kai Hwang and Zhi.WeiXu, “Scalable Parallel Computing”, Tata McGraw Hill, New Delhi, 2003.	
3.		

**Course Outcome and Program Outcome Mapping**

	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10
CO 1		3	3							
CO 2		2	2							
CO 3				2						
CO 4			2						2	
CO 5		2	2							
CO6						2				

Level of Mapping as: Low 1, Moderate 2, High 3

### **Elective -IV**

<b>Class, Part &amp; Semester</b>	:	<b>First Year M. Tech (E&amp;TC), Part I, Sem-II</b>					
<b>Course Title</b>	:	<b>MIMO System (Elective -IV)</b>		<b>Course Code:</b>	:	METCOE21	
<b>Teaching Scheme</b>	:	Lecture :	3 Hrs/week		<b>Total Credits</b>	:	3
		Tutorial :	-- Hrs/week				

<b>(Hours)</b>						
<b>Evaluation Scheme (Marks)</b>	:	ISE=40	ESE = 60	Grand Total=100	<b>Duration of ESE</b>	: 3 hrs
<b>Revision:</b>	:	Fourth			<b>Month</b>	: July 2025
<b>Pre-requisites (if any)</b>	:	<b>Digital Communications, Signals and Systems, Wireless communications</b>				
<b>Course Domain</b>	:	<b>Communication</b>				
<b>Course Rationale:</b> To learn about MIMO communication systems, capacity of MIMO, space time coding scheme and MIMO in 4G/5G wireless communications with available technology and schemes						
<b>Course Objectives:</b> The Course teacher will				<b>Course Outcomes:</b> Students will be able to		
<b>103.</b>	Impart in depth knowledge about MIMO			<b>103.</b>	Understand SIMO, MISO, MIMO in-depth	
<b>104.</b>	Impart in depth knowledge about MIMO channel capacity			<b>104.</b>	Understand random MIMO channels, Capacity of i.i.d., Rayleigh fading MIMO channels capacity.	
<b>105.</b>	Impart in depth knowledge about <i>Space-Time codes</i>			<b>105.</b>	Understand Alamouti space-time codes, Space-time block codes, Space-time trellis codes, Space-time turbo codes.	
<b>106.</b>	Impart in depth knowledge about <i>MIMO detection, Advances in MIMO wireless communication</i>			<b>106.</b>	Understand <i>MIMO detection, Advances in MIMO wireless communication</i> , Spatial modulation, cognitive radio, multiuser MIMO, MIMO systems for 5G wireless.	
<b>107.</b>				<b>107.</b>		
<b>Curriculum Content</b>						<b>Hours</b>
Unit I <i>Introduction:</i> Diversity-multiplexing trade-off, transmit diversity schemes, advantages and applications of MIMO systems						6
Unit II <i>Analytical MIMO channel models:</i> Uncorrelated, fully correlated, separately correlated and keyhole MIMO fading models, parallel decomposition of MIMO channel. <i>Power allocation in MIMO systems:</i> Uniform, adaptive and near optimal power allocation.						7
Unit III <i>MIMO channel capacity:</i> Capacity for deterministic and random MIMO channels, Capacity of i.i.d., separately correlated and keyhole Rayleigh fading MIMO channels.						6

Unit IV <i>Space-Time codes</i> : Advantages, code design criteria, Alamouti space-time codes, SER analysis of Alamouti space-time code over fading channels, Space-time block codes, Space-time trellis codes, Performance analysis of Space-time codes over separately correlated MIMO channel, Space-time turbo codes.	7
Unit V <i>MIMO detection</i> : ML, ZF, MMSE, ZF-SIC, MMSE-SIC, LR based detection	7
Unit VI <i>Advances in MIMO wireless communications</i> : Spatial modulation, MIMO based cooperative communication and cognitive radio, multiuser MIMO, cognitive-femtocells and large MIMO systems for 5G wireless.	6
Suggested list of Tutorials and Assignments: As suggested by the course teacher	
<i>Suggested Text Books:</i>	
1.	
2.	
<i>Suggested Reference Books:</i>	
1.	B. Clerckx and C. Oestges, MIMO wireless networks, Elsevier Academic Press, 2nd ed., 2013.
2.	T. M. Duman and A. Ghrayeb, Coding for MIMO communication systems, John Wiley and Sons, 2007.
3.	N. Costa and S. Haykin, Multiple-input multiple-output channel models, John Wiley & Sons, 2010.
4.	J. Choi, Optimal Combining & Detection, Cambridge University Press, 2010.
5.	A. Chokhalingam and B. S. Rajan, Large MIMO systems, Cambridge University Press, 2014.
6.	

### Course Outcome and Program Outcome Mapping

	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10
CO 1	3	1	1	1	1	1	1	1		
CO 2	2	1	1	1	1	1	1	1		
CO 3	2	1	1	1	1	1	1	1		
CO 4	3	1	1	1	1	1	1	1		
CO 5										
CO 6										

Level of Mapping as: Low 1, Moderate 2, High 3

<b>Class, Part &amp; Semester</b>	:	<b>First Year M. Tech (E&amp;TC), Part I, Sem-II</b>					
<b>Course Title</b>	:	<b>Satellite Communication (Elective -IV)</b>			<b>Course Code:</b>	:	METCOE22
<b>Teaching Scheme (Hours)</b>	:	Lecture :	3 Hrs/week		<b>Total Credits</b>	:	3
		Tutorial :	-- Hrs/week				
<b>Evaluation Scheme (Marks)</b>	:	ISE=40	ESE = 60	Grand Total=100	<b>Duration of ESE</b>	:	3 hrs
<b>Revision:</b>	:	Fourth			<b>Month</b>	:	July 2025
<b>Pre-requisites (if any)</b>	:	Satellite communication					
<b>Course Domain</b>	:	Communication					
<b>Course Rationale:</b> This course provides an introduction to the fundamentals of orbital mechanics and launchers, link budgets, modulation, coding, multiple access techniques, propagation effects, and earth terminals. This course provides an understanding how analog and digital technologies are used for satellite communications networks. They will gain skills for performance improvement for different available satellites by calculating power Budgets							
<b>Course Objectives:</b> The Course teacher will				<b>Course Outcomes:</b> Students will be able to			
<b>108.</b>	Impart in depth knowledge of orbital mechanism.			<b>108.</b>	Visualize the architecture of satellite systems as a means of high speed, high range communication system.		
<b>109.</b>	Impart in depth knowledge of link budgets, modulation, coding, multiple access techniques, propagation effects, and earth terminals.			<b>109.</b>	State various aspects related to satellite systems such as orbital equations, sub-systems in a satellite, link budget, modulation and multiple access schemes.		
<b>110.</b>	Impart in depth knowledge power budget.			<b>110.</b>	Solve numerical problems related to orbital motion and design of link budget for the given parameters and conditions.		
<b>111.</b>				<b>111.</b>			
<b>112.</b>				<b>112.</b>			
<b>113.</b>				<b>113.</b>			
<b>Curriculum Content</b>							<b>Hours</b>
<b>Unit I</b>							<b>6</b>
Architecture of Satellite Communication System: Principles and architecture of satellite							



CO6										
-----	--	--	--	--	--	--	--	--	--	--

Level of Mapping as: Low 1, Moderate 2, High 3

<b>Class, Part &amp; Semester</b>	:	<b>First Year M. Tech (E&amp;TC), Part I, Sem-II</b>					
<b>Course Title</b>	:	<b>Smart and Phase Array Antenna Design (Elective -IV)</b>			<b>Course Code:</b>	:	METCOE23
<b>Teaching Scheme (Hours)</b>	:	Lecture :	3 Hrs/week		<b>Total Credits</b>	:	3
		Tutorial :	-- Hrs/week				
<b>Evaluation Scheme (Marks)</b>	:	ISE=40	ESE = 60	Grand Total=100	<b>Duration of ESE</b>	:	3 hrs
<b>Revision:</b>	:	Fourth			<b>Month</b>	:	July 2025
<b>Pre-requisites (if any)</b>	:	<b>Antenna theory</b>					
<b>Course Domain</b>	:	<b>Communication</b>					
<b>Course Rationale:</b> In this course students shall learn basics as well as advanced phase are antennas. they shall learn radiation pattern of two point sources, Dolf Tchebyschef array, Pattern Synthesis for Linear and Planar Arrays, Methods of Pattern Optimization/Adaptive Arrays, various antennas and their feed mechanism,							
<b>Course Objectives:</b> The Course teacher will				<b>Course Outcomes:</b> Students will be able to			
<b>114.</b>	Teach radiation pattern of two point sources for various distances and phases.			<b>114.</b>	Shall understand how to obtain radiation pattern of two point sources for various cases.		
<b>115.</b>	Teach Pattern Synthesis for Linear and Planar Arrays			<b>115.</b>	understand Pattern Synthesis for Linear and Planar Arrays		
<b>116.</b>	Teach Adaptive antennas			<b>116.</b>	Understand Adaptive antennas.		

<b>117.</b>	Teach various antennas and their feed mechanism for array antenna design	<b>117.</b>	Understand various antennas and their feed mechanism for array antenna design
<b>118.</b>		<b>118.</b>	
<b>119.</b>		<b>119.</b>	
<b>Curriculum Content</b>			<b>Hours</b>
<b>Unit I</b> Array of two point sources, Linear broadside array with nonuniform amplitude distributions, Dolf Tchebyscheff distribution			6
<b>Unit II Pattern Synthesis for Linear and Planar Arrays</b> Linear Arrays and Planar Arrays with Separable Distributions, Fourier Transform Method, Schelkunov's (Schelkunoff's) Form, Woodward Synthesis, Dolph-Chebyshev Synthesis, Taylor Line Source Synthesis, Modified sin pz/pz Patterns, Bayliss Line Source Difference Patterns.			7
<b>Unit III Methods of Pattern Optimization/Adaptive Arrays</b> Pattern Optimization, Adaptive Arrays, Generalized S/N Optimization for Sidelobe Cancelers, Phased and Multiple-Beam Arrays, Operation as Sidelobe Canceler, Fully Adaptive Phased or Multiple-Beam Arrays, Wideband Adaptive Control			6
<b>Unit IV</b> Elements for Phased Arrays, Array Elements, Polarization Characteristics of Infinitesimal Elements in Free Space, Electric Current (Wire) Antenna Elements, Effective Radius of Wire Structures with Noncircular Cross Section, The Dipole and the Monopole, Special Feeds for Dipoles and Monopoles, Dipoles Fed Off-Center, The Sleeve Dipole and Monopole, The Bowtie and Other Wideband Dipoles, The Folded Dipole, Microstrip Dipoles, Other Wire Antenna Structures, Broadband Flared-Notch, Vivaldi, and Cavity-Backed Antennas, Aperture Antenna Elements, Slot Elements, Waveguide Radiators, Ridged Waveguide Elements, Horn Elements, Microstrip Patch Elements, Microstrip Patch, The Balanced Fed Radiator of Collings Elements for Alternative Transmission Lines, Elements and Row (Column) Arrays for One-Dimensional Scan, Waveguide Slot Array Line Source Elements, Printed Circuit Series-Fed Arrays, Elements and Polarizers for Polarization Diversity			7
<b>Unit V Special Array Feeds for Limited Field-of-View and Wideband Arrays</b> Multiple-Beam Systems, Beam Crossover Loss, Orthogonality Loss and the Stein Limit, Multiple-Beam Matrices and Optical Beamformers, Antenna Techniques for Limited Field-of-View Systems, Minimum Number of Controls, Periodic and Aperiodic Arrays for Limited Field of View,			7
<b>Unit VI</b> Constrained Network for Completely Overlapped Subarrays, Reflectors and Lenses with Array Feeds, Practical Design of a Dual-Transform System, Wideband			7

Scanning Systems, Broadband Arrays with Time-Delayed Offset Beams, Contiguous Time-Delayed Subarrays for Wideband Systems, Overlapped Time-Delayed Subarrays for Wideband Systems		
<b>Suggested list of Tutorials and Assignments: As suggested by the course teacher</b>		
<b><i>Suggested Text Books:</i></b>		
1.		
2.		
3.		
<b><i>Suggested Reference Books:</i></b>		
1.	Phased array antenna hand book by Robbert J. Mailbox	
2.		
3.		
4.		
5.		
6.		

#### Course Outcome and Program Outcome Mapping

	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10
CO 1	1	1	1	1	1		1	1		
CO 2	1	1	1	1	1	1	1	1		
CO 3	1	1	1	1	1	1	1	1		
CO 4	1	1	1	1	1	1	1	1		
CO 5										
CO 6										

Level of Mapping as: Low 1, Moderate 2, High 3

<b>Class, Part &amp; Semester</b>	:	<b>First Year M. Tech (E&amp;TC), Part I, Sem-II</b>			
<b>Course Title</b>	:	<b>Seminar-II</b>		<b>Course Code:</b>	: METCC 24
<b>Teaching Scheme (Hours)</b>	:	Practical :	2 Hrs/week		<b>Total Credits</b> : 1

<b>Evaluation Scheme (Marks)</b>	:	/IOE= 50 Marks	EOE= ---	Total= 50 marks	<b>Duration of EPE</b>	:	----
<b>Revision:</b>	:	Fourth			<b>Month</b>	:	July 2025
<b>Pre-requisites (if any)</b>	:	Advance Technology Studies					
<b>Course Domain</b>	:	Technology Exchange					
<b>Course Rationale:</b> Students should get acquainted with the advance topics in the field of Electronic, IT , E&TC and Computer Engineering							
<b>Course Objectives:</b> The Course teacher will				<b>Course Outcomes:</b> Students will be able to			
1.	To encourage students for research development			1	Demonstrate and explore New Technology		
2.				2	Inculcate ability to make presentation		
3.				3.	Explore the research		
4.				4	Inculcate innovations		
5							
6.							

#### Course Outcome and Program Outcome Mapping

	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10
CO 1	2				3				3	
CO 2		3					2			
CO 3				2	2				2	
CO 4			3			2				2
CO 5	2									
CO6										

Level of Mapping as: Low 1, Moderate 2, High 3

<b>Class, Part &amp; Semester</b>	:	<b>First Year M. Tech (E&amp;TC), Part I, Sem-II</b>					
<b>Course Title</b>	:	<b>Laboratory-I : Real Time Operating System Lab</b>				<b>Course Code:</b>	: METCCC25
<b>Teaching Scheme (Hours)</b>	:	Practical :	2 Hrs/week			<b>Total Credits</b>	: 1

<b>Evaluation Scheme (Marks)</b>	:	IOE=50 marks	EOE= ---	Total=50 marks	<b>Duration of EPE</b>	:	----
<b>Revision:</b>	:	Fourth			<b>Month</b>	:	July 2025
<b>Pre-requisites (if any)</b>	:	Operating system and Embedded System					
<b>Course Domain</b>	:	Embedded System					
<b>Course Rationale:</b> Please write it in 3 to 4 lines							
<b>Course Objectives:</b>				<b>Course Outcomes:</b> Students will be able to			
1.	<b>To Introduce the students about Operating Systems and acquainting students to Real Time Operating Systems</b>			1.	<b>Comprehend the basic components of an operating system</b>		
2.	<b>To teach the students about Task Management and Enabling students to understand RTOS Scheduling</b>			2.	<b>Learn about the basics of real-time concepts</b>		
3.	<b>To Introduce the students about interprocess communication and Memory Management</b>			3.	<b>Acquire knowledge about task management</b>		
4.				4.	<b>Acquaint with RTOS scheduling</b>		
5.				5.	<b>Learn about IPC synchronization</b>		
6.				6.	<b>Apply the knowledge for developing practical applications of modern real-time systems</b>		
<b>List of Experiments</b>							
Sr. No.							
1.		<b>Blinking LEDs:</b> Create tasks that control the blinking of different LEDs at different intervals.					
2.		<b>Displaying Text on an LCD:</b> Develop tasks to display different messages or data on an LCD display.					
3.		<b>Interfacing with a Sensor:</b> Read sensor data (e.g., temperature, pressure) and display it on an LCD or send it to a PC.					
4.		<b>Controlling a Motor:</b> Control the speed and direction of a motor using RTOS tasks.					
5.		<b>Implementing a Simple Game:</b> Develop a simple game using RTOS tasks for					

	input handling, game logic, and output display.
6.	<b>Implementing a Simple Network Application:</b> Create tasks for sending and receiving data over a network using the RTOS.
7.	<b>Implementing a Real-Time Clock:</b> Create a task to keep track of time and display it on an LCD.
8.	<b>Implementing a Simple Operating System:</b> Create a simple operating system with basic features like process management, memory management, and I/O management.
9.	Interfacing of 7 segment Display
10.	Relay Interfacing
<b>General Instructions: if any regarding course delivery and assessment</b>	
<b><i>Suggested Text Books/ Reference Books/Manual</i></b>	
1.	Labrossy J. J, Lawrence, “ $\mu$ C/OS-II, The real time Kernel”, R & D Publication.
2.	Tanenbaum A S, “Modern Operating Systems”, Prentice Hall.
3.	Raj Kamal, “Embedded Systems Architecture, Programming and design”, Tata McGraw-Hill
4.	

### Course Outcome and Program Outcome Mapping

	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10
CO 1										
CO 2	2	3			3					
CO 3				2		2	2			3
CO 4			2					2		
CO 5		2							1	
CO6		2			3	2				

Level of Mapping as: Low 1, Moderate 2, High 3

<b>Class, Part &amp; Semester</b>	:	<b>First Year M. Tech (E&amp;TC), Part I, Sem-II</b>			
<b>Course Title</b>	:	<b>Laboratory-II : Advance Mobile system lab</b>		<b>Course Code:</b>	: METCC 26
<b>Teaching Scheme (Hours)</b>	:	Practical :	2 Hrs/week		<b>Total Credits</b> : 1

<b>Evaluation Scheme (Marks)</b>	:	IOE=50 marks	EPE/EOE= ---	Total= 50 marks	<b>Duration of EPE</b>	:	----
<b>Revision:</b>	:	Fourth			<b>Month</b>	:	July 2023
<b>Pre-requisites (if any)</b>	:	mobile communication					
<b>Course Domain</b>	:	communication					
<b>Course Rationale:</b> Please write it in 3 to 4 lines							
<b>Course Objectives:</b> The Course teacher will				<b>Course Outcomes:</b> Students will be able to			
1.	Impart in depth knowledge on SIMO, MISO and MIMO systems			1.	Understand SIMO, MISO and MIMO systems		
2.	Impart in depth knowledge on NOMA systems			2.	Understand NOMA systems		
3.	Impart in depth knowledge on OFDM systems			3.	Understand NOMA systems		
4.	Impart in depth knowledge on Green Technology			4.	Understand Green Technology		
5.				5.			
6.				6.			
<b>List of Experiments</b>							
Sr. No.							
1.	Simulation of SIMO						
2.	Simulation of MISO						
3.	Simulation of MIMO						
4.	Simulation of NOMA						
5.	Simulation of OFDM						
6.	Explain Green Technology						
7.							
8.							
9.							
10.							
11.							
12.							
<b>Suggested Text Books/ Reference Books/Manual</b>							
1.	Paulo Sergio Rufino Henrique; Ramjee Prasad, ""6G The Road to the Future Wireless Technologies 2030,"", River Publishers, 2021,						
2.							
3.							
4.							

### Course Outcome and Program Outcome Mapping

	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10
CO 1	2	2	2	1	1			1		
CO 2	2	2	2	1	1			1		
CO 3	2	2	2	1	1			1		
CO 4	2	2	2	1	1			1		
CO 5										
CO6										

Level of Mapping as: Low 1, Moderate 2, High 3

**SHIVAJI UNIVERSITY, KOLHAPUR**  
**Department of Technology**  
**M. Tech. Electronics & Telecommunication Course Structure**  
**Semester- III**  
**Applicable From Academic Year 2025-26**

Sr. No	Subject Code	Subject Title	Teaching Scheme (Hours/week)				Examination Scheme			
			L	T	P	Credits	Theory		Practical	
							Scheme	Max. marks	Scheme	Max. marks
2	METCC31	Industrial Training	-	-	2*	5**	-----	-----	IOE	50
									EOE	50
3	METCC32	Dissertation Phase-I	-	-	2*	15	-----	-----	IOE	100
									EOE	100
		Total	-	-	4	20				300
Total Contact hours per week =4*										

### Industrial Training

Industrial Training of 8 Weeks at the end of first year OR Industrial Training will be split into two slots of Four weeks during semester III. Evaluation at the end of third semester on the basis of given report and presentation to concern guide.

### Dissertation Phase-I

The student shall be allowed to submit the dissertation phase I report only after the completion of minimum 50% work of the total project with intermediate /partial results of the dissertation project to the concern guide and the dissertation phase II report only after the full-fledge demonstration of his /her work to the concerned guide. Assessment of the dissertation shall be based on design & implementation aspects, documentation & presentation skills, utility of the dissertation work & publications based on the same. For the dissertation phase I and phase II concern guide should guide to each student minimum for 2 hrs per week till the final submission of the dissertation of the concern student.

**SHIVAJI UNIVERSITY, KOLHAPUR**  
**Department of Technology**  
**M. Tech. Electronics & Telecommunication Course Structure**  
**Semester- IV**  
**Applicable From Academic Year 2025-26**

Sr. No.	Subject Code	Subject Title	Teaching Scheme (Hours/week)				Examination Scheme			
			L	T	P	Credits	Theory		Practical	
							Scheme	Max. marks	Scheme	Max. marks
1	METCC41	Dissertation Phase-II	-	-	4*	20	---	---	IOE	100
									EOE	200
		Total	-	-	4	20	--	---		300
Total Contact hours per week =4*										

\*Students are expected to do self-study for two hours as per the guidance given by the dissertation guide and report to the department as per the schedule in the disseminated time table.

During Dissertation Phase –II students are expected to complete their respective dissertation in all respect and submit it to the University for the Further Procedures.

Note:

\*\* For dissertation guiding 2 hrs/week load will be considered for the designated dissertation guide (faculty member) of the program/department

## Equivalence of M. Tech (Electronics) Pre-revised

The above detailed syllabus is a revised version of the M. Tech (Electronics) course being conducted by the Shivaji University at the Technology Department of the University. This syllabus is to be implemented from June 2025-26.

The Equivalence for the subjects of Electronics at M. Tech Semester I and II pre-revised course under the faculty of Engineering and Technology is as follows.

### M. Tech (Electronics) Part-I Semester I

Sr. No	M. Tech (Electronics) Semester I Pre-revised syllabus List of Courses for Equivalence	M. Tech (Electronics & Telecommunication) Semester I Revised syllabus courses equivalence with Pre-revised courses	Remark
1.	Research Methodology (Audit)	Research Methodology	Two Credits assigned
2.	High Speed Analog Design	<b>Not Available</b> , New Course Introduced	<b>No equivalent</b> course available from revised course syllabus list
3.	Reconfigurable Platforms & HDL	Reconfigurable Computing	<b>Equivalent</b> ; from open Elective-II Sem-I of revised course syllabus
4.	Communication Networks	Advance Computer Networks	<b>Equivalent</b>
5.	Elective-I Memory Technologies	<b>Not Available</b> , New Course Introduced	<b>No equivalent</b> course available from revised course syllabus list
6.	Elective-I CMOS VLSI Design	<b>Not Available</b> , New Course Introduced	<b>No equivalent</b> course available from revised course syllabus list

7.	Elective-I Asynchronous Circuit Design	<b>Not Available</b> , New Course Introduced	<b>No equivalent</b> course available from revised course syllabus list
8.	Elective-I Advanced Computer Architecture -	Advance Computer Architecture	<b>Equivalent</b> ; from Elective-III Sem-2 of revised course syllabus list
9.	Elective-II (Open Elective) Digital System And Testing	VLSI Testing and Testability	<b>Equivalent</b> ; from Elective-II Sem-1 of revised course syllabus list
10.	Elective-II (Open Elective) Mixed Signal ASIC Design	<b>Not Available</b> , New Course Introduced	<b>No equivalent</b> course available from revised course syllabus list
11.	Elective-II (Open Elective) Automotive Embedded Systems	<b>Not Available</b> , New Course Introduced	<b>No equivalent</b> course available from revised course syllabus list
12.	High Speed Analog Design Lab	<b>Not Available</b> , New Course Introduced	<b>No equivalent</b> course available from revised course syllabus list
13.	Reconfigurable Platforms & HDL Lab	<b>Not Available</b> , New Course Introduced	<b>No equivalent</b> course available from revised course syllabus list
14.	Communication Networks Lab	Advance Computer Networks Lab	<b>Equivalent</b>
15.	Seminar-I	Seminar-I	<b>Equivalent</b>

#### M. Tech (Electronics)-I Semester II

Sr. No	M. Tech (Electronics) Semester II Pre-revised syllabus	M. Tech (Electronics & Telecommunication) Semester II Revised syllabus	Remark
1.	DSP Processor	<b>Not Available</b> , New Course Introduced	<b>No equivalent</b> course available from revised course syllabus list
2.	Real Time Operating System	Real Time Operating Systems	<b>Equivalent</b>
3.	Mobile Computing	Advance Mobile System	<b>Equivalent</b>
4.	Elective-III System on Chip	SoC Design	<b>Equivalent</b> ; from Elective-III Sem-II of revised course syllabus list
5.	Elective-III Wavelet Transform and Applications	<b>Not Available</b> , New Course Introduced	<b>No equivalent</b> course available from revised course syllabus list
6.	Elective-III Micro Electro Mechanical	<b>Not Available</b> , New Course Introduced	<b>No equivalent</b> course available from revised course syllabus list

	System		
7.	Elective-III Robotics and Machine Vision	Robotics and Automation	<b>Equivalent;</b> from Elective-III Sem-II of revised course syllabus list
8.	Elective-IV (Open Elective) RF Integrated Circuit Design	<b>Not Available</b> , New Course Introduced	<b>No equivalent</b> course available from revised course syllabus list
9.	Elective-IV (Open Elective) High Performance Networks	<b>Not Available</b> , New Course Introduced	<b>No equivalent</b> course available from revised course syllabus list
10.	Elective-IV (Open Elective) High Speed Digital Design	<b>Not Available</b> , New Course Introduced	<b>No equivalent</b> course available from revised course syllabus list
11.	DSP Processor Lab	<b>Not Available</b> , New Course Introduced	<b>No equivalent</b> course available from revised course syllabus list
12.	Real Time Operating System Lab	Real Time Operating Systems Lab	<b>Equivalent</b>
13.	Mobile Computing Lab	Advance Mobile System Lab	<b>Equivalent</b>
14.	Seminar-II	Seminar-II	<b>Equivalent</b>

**M. Tech (Electronics) Part-II Semester III**

<b>Sr. No</b>	<b>M. Tech (Electronics) Semester III Pre-revised syllabus</b>	<b>M. Tech (Electronics &amp; Telecommunication) Semester III Revised syllabus</b>	<b>Remark</b>
1	Industrial Training	Industrial Training	<b>Equivalent</b>
2	Dissertation Phase-I	Dissertation Phase-I	<b>Equivalent</b>

**M. Tech (Electronics) Part-II Semester IV**

<b>Sr. No</b>	<b>M. Tech (Electronics) Semester IV Pre-revised syllabus</b>	<b>M. Tech (Electronics &amp; Telecommunication) Semester IV Revised syllabus</b>	<b>Remark</b>
1	Dissertation Phase – II	Dissertation Phase-II	<b>Equivalent</b>